TinyTapeout/tt-support-tools
1
0
Fork 0
mirror of https://github.com/TinyTapeout/tt-support-tools.git synced 2026-11-03 04:36:09 +01:00
Code Issues Packages Projects Releases Wiki Activity

fix(configure): port detection breaks because of VPWR/VGND

Browse Source 
also, doc generation is broken
This commit is contained in:
Uri Shaked
2023-12-21 00:08:16 +02:00
parent 3b25920db0
commit 47644b5d71
2 changed files with 8 additions and 3 deletions
Download Patch File Download Diff File Expand all files Collapse all files
configure.py
+1 -1
View File
@@ -77,7 +77,7 @@ class Projects:
project.golden_harden() project.golden_harden()
if args.update_shuttle: if args.update_shuttle:
project.check_ports() project.check_ports(True)
project.check_num_cells() project.check_num_cells()
self.projects.append(project) self.projects.append(project)
project.py
+7 -2
View File
@@ -100,7 +100,7 @@ class Project:
def is_chip_rom(self): def is_chip_rom(self):
return self.get_macro_name() == "tt_um_chip_rom" return self.get_macro_name() == "tt_um_chip_rom"
def check_ports(self): def check_ports(self, include_power_ports: bool = False):
top = self.get_macro_name() top = self.get_macro_name()
if not self.is_user_project and self.is_chip_rom(): if not self.is_user_project and self.is_chip_rom():
return # Chip ROM is auto generated, so we don't have the verilog yet return # Chip ROM is auto generated, so we don't have the verilog yet
@@ -129,6 +129,11 @@ class Project:
["output", "uio_out", 8], ["output", "uio_out", 8],
["output", "uo_out", 8], ["output", "uo_out", 8],
] ]
if include_power_ports:
required_ports += [
["input", "VGND", 1],
["input", "VPWR", 1],
]
for direction, port, bits in required_ports: for direction, port, bits in required_ports:
if port not in module_ports: if port not in module_ports:
logging.error(f"{self} port '{port}' missing from top module ('{top}')") logging.error(f"{self} port '{port}' missing from top module ('{top}')")
@@ -264,7 +269,7 @@ class Project:
# docs stuff for index on README.md # docs stuff for index on README.md
def get_index_row(self): def get_index_row(self):
return f'| {self.mux_address} | {self.yaml["documentation"]["author"]} | {self.yaml["documentation"]["title"]} | {self.get_project_type_string()} | {self.git_url} |\n' return f'| {self.mux_address} | {self.yaml["project"]["author"]} | {self.yaml["project"]["title"]} | {self.get_project_type_string()} | {self.git_url} |\n'
def get_project_type_string(self): def get_project_type_string(self):
if self.is_wokwi(): if self.is_wokwi():