TinyTapeout/tt-support-tools
1
0
Fork 0
mirror of https://github.com/TinyTapeout/tt-support-tools.git synced 2026-11-03 04:36:09 +01:00
Code Issues Packages Projects Releases Wiki Activity

fix(orfs): use our fork of the IHP PDK (#73)

Browse Source 
* fix(orfs): remove special handling of DRC error Pin.f.M5

* fix(orfs): remove patch for IHP PDK

We use our own fork now with the patch integrated.

* fix(orfs): allow updating ORFS platform files from IHP PDK

---------

Co-authored-by: htfab <mpw@htamas.net>
This commit is contained in:
htfab
2024-10-20 08:11:56 +03:00
committed by GitHub
co-authored by htfab
parent dcab9fc353
commit 74edb57680
3 changed files with 53 additions and 50 deletions
Download Patch File Download Diff File Expand all files Collapse all files
ihp/lvs.patch
-46
View File
@@ -1,46 +0,0 @@
diff --git a/ihp-sg13g2/libs.tech/klayout/tech/lvs/sg13g2_full.lylvs b/ihp-sg13g2/libs.tech/klayout/tech/lvs/sg13g2_full.lylvs
index 86c8955..8a9614d 100644
--- a/ihp-sg13g2/libs.tech/klayout/tech/lvs/sg13g2_full.lylvs
+++ b/ihp-sg13g2/libs.tech/klayout/tech/lvs/sg13g2_full.lylvs
@@ -4657,6 +4657,41 @@ schematic.purge_nets if PURGE_NETS
max_res(1e9)
min_caps(1e-18)
+# === EQUIVALENT STANDARD CELL PINS ===
+equivalent_pins("sg13g2_a21o_1", "A1", "A2")
+equivalent_pins("sg13g2_a21o_2", "A1", "A2")
+equivalent_pins("sg13g2_a21oi_1", "A1", "A2")
+equivalent_pins("sg13g2_a21oi_2", "A1", "A2")
+equivalent_pins("sg13g2_a221oi_1", "A1", "A2")
+equivalent_pins("sg13g2_a221oi_1", "B1", "B2")
+equivalent_pins("sg13g2_a22oi_1", "A1", "A2")
+equivalent_pins("sg13g2_a22oi_1", "B1", "B2")
+equivalent_pins("sg13g2_and2_1", "A", "B")
+equivalent_pins("sg13g2_and2_2", "A", "B")
+equivalent_pins("sg13g2_and3_1", "A", "B", "C")
+equivalent_pins("sg13g2_and3_2", "A", "B", "C")
+equivalent_pins("sg13g2_and4_1", "A", "B", "C", "D")
+equivalent_pins("sg13g2_and4_2", "A", "B", "C", "D")
+equivalent_pins("sg13g2_nand2_1", "A", "B")
+equivalent_pins("sg13g2_nand2_2", "A", "B")
+equivalent_pins("sg13g2_nand3_1", "A", "B", "C")
+equivalent_pins("sg13g2_nand4_1", "A", "B", "C", "D")
+equivalent_pins("sg13g2_nor2_1", "A", "B")
+equivalent_pins("sg13g2_nor2_2", "A", "B")
+equivalent_pins("sg13g2_nor3_1", "A", "B", "C")
+equivalent_pins("sg13g2_nor3_2", "A", "B", "C")
+equivalent_pins("sg13g2_nor4_1", "A", "B", "C", "D")
+equivalent_pins("sg13g2_nor4_2", "A", "B", "C", "D")
+equivalent_pins("sg13g2_o21ai_1", "A1", "A2")
+equivalent_pins("sg13g2_or2_1", "A", "B")
+equivalent_pins("sg13g2_or2_2", "A", "B")
+equivalent_pins("sg13g2_or3_1", "A", "B", "C")
+equivalent_pins("sg13g2_or3_2", "A", "B", "C")
+equivalent_pins("sg13g2_or4_1", "A", "B", "C", "D")
+equivalent_pins("sg13g2_or4_2", "A", "B", "C", "D")
+equivalent_pins("sg13g2_xnor2_1", "A", "B")
+equivalent_pins("sg13g2_xor2_1", "A", "B")
+
# === COMPARISON ===
logger.info('Starting SG13G2 LVS Comparison')
compare
ihp/pdk_update.sh
Executable
+50
View File
@@ -0,0 +1,50 @@
#!/bin/bash
# Based on sg13g2-update.py from IHP
# Klayout
cp $IHP_PDK_ROOT/ihp-sg13g2/libs.tech/klayout/tech/sg13g2.lyp $ORFS_ROOT/flow/platforms/ihp-sg13g2/
cp $IHP_PDK_ROOT/ihp-sg13g2/libs.tech/klayout/tech/sg13g2.lyt $ORFS_ROOT/flow/platforms/ihp-sg13g2/
cp $IHP_PDK_ROOT/ihp-sg13g2/libs.tech/klayout/tech/sg13g2.map $ORFS_ROOT/flow/platforms/ihp-sg13g2/
cp $IHP_PDK_ROOT/ihp-sg13g2/libs.tech/klayout/tech/drc/sg13g2_maximal.lydrc $ORFS_ROOT/flow/platforms/ihp-sg13g2/drc/
cp $IHP_PDK_ROOT/ihp-sg13g2/libs.tech/klayout/tech/drc/sg13g2_minimal.lydrc $ORFS_ROOT/flow/platforms/ihp-sg13g2/drc/
# LIB
cp $IHP_PDK_ROOT/ihp-sg13g2/libs.ref/sg13g2_stdcell/lib/sg13g2_stdcell_slow_1p35V_125C.lib $ORFS_ROOT/flow/platforms/ihp-sg13g2/lib/
cp $IHP_PDK_ROOT/ihp-sg13g2/libs.ref/sg13g2_stdcell/lib/sg13g2_stdcell_slow_1p08V_125C.lib $ORFS_ROOT/flow/platforms/ihp-sg13g2/lib/
cp $IHP_PDK_ROOT/ihp-sg13g2/libs.ref/sg13g2_stdcell/lib/sg13g2_stdcell_fast_1p32V_m40C.lib $ORFS_ROOT/flow/platforms/ihp-sg13g2/lib/
cp $IHP_PDK_ROOT/ihp-sg13g2/libs.ref/sg13g2_stdcell/lib/sg13g2_stdcell_fast_1p65V_m40C.lib $ORFS_ROOT/flow/platforms/ihp-sg13g2/lib/
cp $IHP_PDK_ROOT/ihp-sg13g2/libs.ref/sg13g2_stdcell/lib/sg13g2_stdcell_typ_1p20V_25C.lib $ORFS_ROOT/flow/platforms/ihp-sg13g2/lib/
cp $IHP_PDK_ROOT/ihp-sg13g2/libs.ref/sg13g2_stdcell/lib/sg13g2_stdcell_typ_1p50V_25C.lib $ORFS_ROOT/flow/platforms/ihp-sg13g2/lib/
cp $IHP_PDK_ROOT/ihp-sg13g2/libs.ref/sg13g2_io/lib/sg13g2_io_dummy.lib $ORFS_ROOT/flow/platforms/ihp-sg13g2/lib/
cp $IHP_PDK_ROOT/ihp-sg13g2/libs.ref/sg13g2_io/lib/sg13g2_io_fast_1p32V_3p6V_m40C.lib $ORFS_ROOT/flow/platforms/ihp-sg13g2/lib/
cp $IHP_PDK_ROOT/ihp-sg13g2/libs.ref/sg13g2_io/lib/sg13g2_io_fast_1p65V_3p6V_m40C.lib $ORFS_ROOT/flow/platforms/ihp-sg13g2/lib/
cp $IHP_PDK_ROOT/ihp-sg13g2/libs.ref/sg13g2_io/lib/sg13g2_io_slow_1p08V_3p0V_125C.lib $ORFS_ROOT/flow/platforms/ihp-sg13g2/lib/
cp $IHP_PDK_ROOT/ihp-sg13g2/libs.ref/sg13g2_io/lib/sg13g2_io_slow_1p35V_3p0V_125C.lib $ORFS_ROOT/flow/platforms/ihp-sg13g2/lib/
cp $IHP_PDK_ROOT/ihp-sg13g2/libs.ref/sg13g2_io/lib/sg13g2_io_typ_1p2V_3p3V_25C.lib $ORFS_ROOT/flow/platforms/ihp-sg13g2/lib/
cp $IHP_PDK_ROOT/ihp-sg13g2/libs.ref/sg13g2_io/lib/sg13g2_io_typ_1p5V_3p3V_25C.lib $ORFS_ROOT/flow/platforms/ihp-sg13g2/lib/
# GDS
cp $IHP_PDK_ROOT/ihp-sg13g2/libs.ref/sg13g2_stdcell/gds/sg13g2_stdcell.gds $ORFS_ROOT/flow/platforms/ihp-sg13g2/gds/
cp $IHP_PDK_ROOT/ihp-sg13g2/libs.ref/sg13g2_io/gds/sg13g2_io.gds $ORFS_ROOT/flow/platforms/ihp-sg13g2/gds/
# LEF
cp $IHP_PDK_ROOT/ihp-sg13g2/libs.ref/sg13g2_stdcell/lef/sg13g2_tech.lef $ORFS_ROOT/flow/platforms/ihp-sg13g2/lef/
cp $IHP_PDK_ROOT/ihp-sg13g2/libs.ref/sg13g2_stdcell/lef/sg13g2_stdcell.lef $ORFS_ROOT/flow/platforms/ihp-sg13g2/lef/
cp $IHP_PDK_ROOT/ihp-sg13g2/libs.ref/sg13g2_io/lef/sg13g2_io.lef $ORFS_ROOT/flow/platforms/ihp-sg13g2/lef/
cp $IHP_PDK_ROOT/ihp-sg13g2/libs.ref/sg13g2_io/lef/sg13g2_io_notracks.lef $ORFS_ROOT/flow/platforms/ihp-sg13g2/lef/
# Verilog
cp $IHP_PDK_ROOT/ihp-sg13g2/libs.ref/sg13g2_stdcell/verilog/sg13g2_stdcell.v $ORFS_ROOT/flow/platforms/ihp-sg13g2/verilog/
cp $IHP_PDK_ROOT/ihp-sg13g2/libs.ref/sg13g2_io/verilog/sg13g2_io.v $ORFS_ROOT/flow/platforms/ihp-sg13g2/verilog/
# CDL
cp $IHP_PDK_ROOT/ihp-sg13g2/libs.ref/sg13g2_stdcell/cdl/sg13g2_stdcell.cdl $ORFS_ROOT/flow/platforms/ihp-sg13g2/cdl/
cp $IHP_PDK_ROOT/ihp-sg13g2/libs.ref/sg13g2_io/cdl/sg13g2_io.cdl $ORFS_ROOT/flow/platforms/ihp-sg13g2/cdl/
cp $IHP_PDK_ROOT/ihp-sg13g2/libs.ref/sg13g2_sram/cdl/RM_IHPSG13_1P_1024x64_c2_bm_bist.cdl $ORFS_ROOT/flow/platforms/ihp-sg13g2/cdl/
cp $IHP_PDK_ROOT/ihp-sg13g2/libs.ref/sg13g2_sram/cdl/RM_IHPSG13_1P_1024x64_c2_bm_bist.cdl $ORFS_ROOT/flow/platforms/ihp-sg13g2/cdl/
cp $IHP_PDK_ROOT/ihp-sg13g2/libs.ref/sg13g2_sram/cdl/RM_IHPSG13_1P_2048x64_c2_bm_bist.cdl $ORFS_ROOT/flow/platforms/ihp-sg13g2/cdl/
cp $IHP_PDK_ROOT/ihp-sg13g2/libs.ref/sg13g2_sram/cdl/RM_IHPSG13_1P_256x48_c2_bm_bist.cdl $ORFS_ROOT/flow/platforms/ihp-sg13g2/cdl/
cp $IHP_PDK_ROOT/ihp-sg13g2/libs.ref/sg13g2_sram/cdl/RM_IHPSG13_1P_256x64_c2_bm_bist.cdl $ORFS_ROOT/flow/platforms/ihp-sg13g2/cdl/
cp $IHP_PDK_ROOT/ihp-sg13g2/libs.ref/sg13g2_sram/cdl/RM_IHPSG13_1P_512x64_c2_bm_bist.cdl $ORFS_ROOT/flow/platforms/ihp-sg13g2/cdl/
cp $IHP_PDK_ROOT/ihp-sg13g2/libs.ref/sg13g2_sram/cdl/RM_IHPSG13_1P_64x64_c2_bm_bist.cdl $ORFS_ROOT/flow/platforms/ihp-sg13g2/cdl/
project.py
+3 -4
View File
@@ -721,10 +721,9 @@ class Project:
drc_ok = True
for line in f:
line = line.strip()
if m := re.match("<category>'([^']*)'</category>", line):
if m[1] != "Pin.f.M5":
drc_ok = False
break
if re.match("<category>'([^']*)'</category>", line):
drc_ok = False
break
if drc_ok:
logging.info("DRC passed")
else: