TinyTapeout/tt-support-tools
1
0
Fork 0
mirror of https://github.com/TinyTapeout/tt-support-tools.git synced 2026-11-03 04:36:09 +01:00
Code Issues Packages Projects Releases Wiki Activity

feat(tech/gf180mcuD): tt corner logo

Browse Source 
Add the Tiny Tapeout logo to the top-left corner to the chip
This commit is contained in:
Uri Shaked
2025-12-07 11:23:31 +02:00
parent 77d9b04539
commit 9552777451
3 changed files with 62 additions and 37 deletions
Download Patch File Download Diff File Expand all files Collapse all files
tech/gf180mcuD/logo/.gitignore
+2
View File
@@ -1,4 +1,6 @@
tt_logo_corner_tl.png
tt_logo_corner_tr.png
gds/tt_logo_corner_*.gds
gds/*.lyrdb
lef/tt_logo_corner_*.lef
verilog/tt_logo_corner_*.v
tech/gf180mcuD/logo/generate_logos.py
+45 -37
View File
@@ -5,10 +5,6 @@ import gdstk
from cairosvg import svg2png
from PIL import Image
LOGO_WIDTH = 220
LOGO_HEIGHT = 220
PIXEL_SIZE = 1
PRBOUNDARY_LAYER = (0, 0)
LOGO_LAYER = (81, 0)
NOFILL_LAYER = (152, 5)
@@ -42,83 +38,98 @@ TR_NOFILL_POLY_XY = [
class LogoGenerator:
def __init__(self):
pass
def gen_logo(self, variant: str, gds_file: str, verilog_file: str):
assert variant in ("tr")
if variant == "tr":
script_dir = os.path.dirname(os.path.abspath(__file__))
png_file = os.path.join(script_dir, f"tt_logo_corner_{variant}.png")
svg2png(
url=f"{script_dir}/tt_logo_corner_{variant}.svg",
write_to=png_file,
)
img = Image.open(png_file).convert("L")
def __init__(self, variant: str):
assert variant in ("tr", "tl")
self.variant = variant
self.macro_name = f"tt_logo_corner_{variant}"
script_dir = os.path.dirname(os.path.abspath(__file__))
png_file = os.path.join(script_dir, f"tt_logo_corner_{variant}.png")
svg2png(
url=f"{script_dir}/tt_logo_corner_{variant}.svg",
write_to=png_file,
)
self.img = Image.open(png_file).convert("L")
self.pixel_size = 1
if variant == "tl":
self.pixel_size = 0.82 # 164 um
self.width = self.img.width * self.pixel_size
self.height = self.img.height * self.pixel_size
def gen_gds(self, gds_file: str):
lib = gdstk.Library()
cell_name = f"tt_logo_corner_{variant}"
cell = lib.new_cell(cell_name)
cell = lib.new_cell(self.macro_name)
boundary = gdstk.rectangle(
(0, 0),
(img.width * PIXEL_SIZE, img.height * PIXEL_SIZE),
(self.width, self.height),
layer=PRBOUNDARY_LAYER[0],
datatype=PRBOUNDARY_LAYER[1],
)
cell.add(boundary)
img = self.img
for y in range(img.height):
for x in range(img.width):
color: int = img.getpixel((x, y)) # type: ignore
if color < 16:
flipped_y = img.height - y - 1 # flip vertically
rect = gdstk.rectangle(
(x * PIXEL_SIZE, flipped_y * PIXEL_SIZE),
((x + 1) * PIXEL_SIZE, (flipped_y + 1) * PIXEL_SIZE),
(x * self.pixel_size, flipped_y * self.pixel_size),
((x + 1) * self.pixel_size, (flipped_y + 1) * self.pixel_size),
layer=LOGO_LAYER[0],
datatype=LOGO_LAYER[1],
)
cell.add(rect)
if variant == "tr":
if self.variant == "tr":
nofill_poly = gdstk.Polygon(
TR_NOFILL_POLY_XY, layer=NOFILL_LAYER[0], datatype=NOFILL_LAYER[1]
)
cell.add(nofill_poly)
else:
nofill_rect = gdstk.rectangle(
(0, 0),
(self.width, self.height),
layer=NOFILL_LAYER[0],
datatype=NOFILL_LAYER[1],
)
cell.add(nofill_rect)
lib.write_gds(gds_file)
def gen_verilog(self, verilog_file: str):
verilog_lines = [
"`default_nettype none",
"",
f"module {cell_name} ();",
f"module {self.macro_name} ();",
"endmodule",
]
with open(verilog_file, "w") as f:
f.write("\n".join(verilog_lines) + "\n")
def gen_lef(self, variant: str, lef_file: str):
assert variant in ("tr")
width = PIXEL_SIZE * LOGO_WIDTH
height = PIXEL_SIZE * LOGO_HEIGHT
def gen_lef(self, lef_file: str):
lef_lines = [
f"VERSION 5.7 ;",
f" NOWIREEXTENSIONATPIN ON ;",
f' DIVIDERCHAR "/" ;',
f' BUSBITCHARS "[]" ;',
f"MACRO tt_logo_corner_{variant}",
f"MACRO {self.macro_name}",
f" CLASS BLOCK ;",
f" FOREIGN tt_logo_corner_{variant} ;",
f" FOREIGN {self.macro_name} ;",
f" ORIGIN 0.000 0.000 ;",
f" SIZE {width:.3f} BY {height:.3f} ;",
f"END tt_logo_corner_{variant}",
f" SIZE {self.width:.3f} BY {self.height:.3f} ;",
f"END {self.macro_name}",
f"END LIBRARY",
]
with open(lef_file, "w") as f:
f.write("\n".join(lef_lines) + "\n")
def gen_logo(self, dir):
self.gen_gds(f"{dir}/gds/{self.macro_name}.gds")
self.gen_lef(f"{dir}/lef/{self.macro_name}.lef")
self.gen_verilog(f"{dir}/verilog/{self.macro_name}.v")
if __name__ == "__main__":
@@ -129,12 +140,9 @@ if __name__ == "__main__":
help="Directory to write the logo files to",
)
args = parser.parse_args()
generator = LogoGenerator()
dir = args.output_dir
os.makedirs(f"{dir}/gds", exist_ok=True)
os.makedirs(f"{dir}/lef", exist_ok=True)
os.makedirs(f"{dir}/verilog", exist_ok=True)
generator.gen_logo(
"tr", f"{dir}/gds/tt_logo_corner_tr.gds", f"{dir}/verilog/tt_logo_corner_tr.v"
)
generator.gen_lef("tr", f"{dir}/lef/tt_logo_corner_tr.lef")
LogoGenerator("tr").gen_logo(dir)
LogoGenerator("tl").gen_logo(dir)
tech/gf180mcuD/logo/tt_logo_corner_tl.svg
+15
View File
@@ -0,0 +1,15 @@
<?xml version="1.0" encoding="UTF-8" standalone="no"?>
<svg
version="1.1"
viewBox="0 0 200 200"
width="200"
height="200"
xmlns="http://www.w3.org/2000/svg"
xmlns:svg="http://www.w3.org/2000/svg">
<rect style="fill:#fff;" width="200" height="200" x="0" y="0" />
<path
d="m 341,96.4 c -44.5,0 -83.9,21.9 -108.1,55.5 -7.9,11 -14.2,23.2 -18.5,36.4 h 21.6 52.1 v 90.1 h 39.3 v -24.3 h 22.7 v 87.8 c -3,0.3 -6.1,0.4 -9.2,0.4 -62.2,0 -112.8,-50.6 -112.8,-112.8 0,-10.3 1.4,-20.2 4,-29.6 h -21 c -2.2,9.5 -3.3,19.4 -3.3,29.6 0,73.4 59.7,133.1 133.1,133.1 3.1,0 6.1,-0.1 9.2,-0.3 1.7,-0.1 3.4,-0.3 5.1,-0.5 0.1,0 0.3,0 0.4,0 11.8,-1.3 23.1,-4.1 33.8,-8.3 v 0 c 0,0 0,0 0,0 V 254.1 H 428 V 217.7 H 327.5 V 188.2 H 366 V 151.8 H 259.3 c 20.5,-21.6 49.6,-35.1 81.7,-35.1 62.2,0 112.8,50.6 112.8,112.8 0,40.1 -21,75.4 -52.6,95.4 v 23.4 c 43.3,-22 73,-67 73,-118.8 C 474.1,156.1 414.4,96.4 341,96.4 Z"
transform="matrix(0.75075075,0,0,0.7513148,-156.00601,-72.426747)"
id="path1"
style="fill:#000" />
</svg>
Side by Side

After

Width:  |  Height:  |  Size: 1.0 KiB