mirror of
https://github.com/TinyTapeout/tt-support-tools.git
synced 2026-11-03 12:46:08 +01:00
fix mux address for print project metrics
This commit is contained in:
@@ -213,6 +213,7 @@ if __name__ == '__main__':
|
|||||||
caravel.list()
|
caravel.list()
|
||||||
|
|
||||||
if args.metrics:
|
if args.metrics:
|
||||||
|
caravel.configure_mux()
|
||||||
projects.build_metrics()
|
projects.build_metrics()
|
||||||
|
|
||||||
if args.update_caravel:
|
if args.update_caravel:
|
||||||
|
|||||||
@@ -23,10 +23,9 @@ description: 143 designs, closed 8th September 2023
|
|||||||
* 143 projects
|
* 143 projects
|
||||||
* build time for all projects 8.6 hours
|
* build time for all projects 8.6 hours
|
||||||
* total cells 82126
|
* total cells 82126
|
||||||
* max cells 6813 for [project 089](./089)
|
* max cells 6813 for [project 033](./033)
|
||||||
* max utilisation 87.18% for [project 053](./053)
|
* max utilisation 87.18% for [project 016](./016)
|
||||||
* total wire length 2607 mm
|
* total wire length 2607 mm
|
||||||
* 94 used Wokwi, 135 Verilog, 1 myhdl, 7 Amaranth, spade 1, xls 2, migen 1, systemverilog 3, mixed radix circuit synthesis (mrcs) 1, chisel 1.
|
|
||||||
* 92 used Verilog, 46 Wokwi, 1 SystemVerilog, 1 SpinalHDL, 1 mrcs, 1 spade, 1 RustHDL
|
* 92 used Verilog, 46 Wokwi, 1 SystemVerilog, 1 SpinalHDL, 1 mrcs, 1 spade, 1 RustHDL
|
||||||
* top 10 tags:
|
* top 10 tags:
|
||||||
- test : 18
|
- test : 18
|
||||||
|
|||||||
+1
-1
@@ -248,7 +248,7 @@ class Project():
|
|||||||
return f"[{self.index:03} : {self.email} : {self.git_url}]"
|
return f"[{self.index:03} : {self.email} : {self.git_url}]"
|
||||||
else:
|
else:
|
||||||
"""
|
"""
|
||||||
return f"[{self.index:03} : {self.git_url}]"
|
return f"[{self.mux_address:03} : {self.git_url}]"
|
||||||
|
|
||||||
def get_macro_name(self):
|
def get_macro_name(self):
|
||||||
return self.top_module
|
return self.top_module
|
||||||
|
|||||||
Reference in New Issue
Block a user