TinyTapeout/tt-support-tools
1
0
Fork 0
mirror of https://github.com/TinyTapeout/tt-support-tools.git synced 2026-11-03 04:36:09 +01:00
Code Issues Packages Projects Releases Wiki Activity
392 Commits 33 Branches 0 Tags
1ab2abc8d5f24d04401b247f060f82411be9eab5
Commit Graph
392 Commits
This Branch
This Branch
All Branches
Author SHA1 Message Date
Uri Shaked 3c88e6eb04 cleanup(website): remove hugo related functionality 
Project pages are now dynamically generated based on the shuttle index.
 2024-07-16 15:15:09 +03:00
Uri Shaked 63eb3d550f feat(configure): copy tt_pg_1v8_4 macro 2024-07-04 22:17:53 +03:00
Uri Shaked 054e41b839 feat(configure): set "pg_vaa" in modules.yaml for 3v3 projects 
This property tells the mux to include 3v3 power gate (in addition to the standard 1v8 power gate)
 2024-07-04 21:38:40 +03:00
Uri Shaked 3c25ae08a6 feat(analog): magic script to create a new analog project 2024-06-26 21:22:52 +03:00
htfab 8e41bfb1d9 feat(precheck): add support for 3v3 templates 2024-06-24 07:13:00 +03:00
Uri Shaked 674fdc7ef7 fix(precheck): update analog template paths 2024-06-18 14:29:40 +03:00
Uri Shaked ada2e9215e feat(def): update analog templates for tt08 2024-06-18 14:25:27 +03:00
htfab 58dc0db1c1 fix: resolve version conflicts gdstk<->numpy & openlane2<->klayout 2024-06-17 08:47:46 +03:00
htfab ed61fd7c1f refactor: clean up requirements.txt 2024-06-12 20:50:08 +03:00
Uri Shaked e64b30fcb3 feat(def): 3x4, 4x4 and 5x4 tile sizes 2024-06-10 12:14:40 +03:00
Uri Shaked a4a87edf2a feat(configure): copy new tt08 power gate macros 
tt_pg_1v8_1, tt_pg_1v8_2, and tt_pg_3v3_2
 2024-06-09 16:11:30 +03:00
Uri Shaked 3d87be1a9c feat(def): update tt_block def files for tt08 
The pin positions have changed to keep space for the analog supply voltage gating transistor
 2024-06-09 08:42:59 +03:00
htfab b36543e651 refactor!(tt_tool): use same dir for wokwi_test as for test 2024-06-06 07:33:49 +03:00
Uri Shaked 6924b7464b fix: hardening fails with openlane v2024.05.28 
/bin/bash is no longer present in the container image, so we had to remove it from the docker command line
 2024-06-02 10:22:53 +03:00
Uri Shaked c7cd708524 fix: remove support for openlane yaml config 
see https://github.com/TinyTapeout/tt-support-tools/pull/55#issuecomment-2138626540 for reasoning
 2024-06-01 17:25:23 +03:00
htfabandhtfab 59c9f8e2db feat: add support for json config files (#55) 
* feat: add support for json config files

* feat: make json the preferred config format

* feat: allow yaml config format

* feat!: remove compatibility tweaks for tt07's config.tcl

---------

Co-authored-by: htfab <mpw@htamas.net>
 2024-06-01 17:23:33 +03:00
Uri Shaked 11b2d371b4 fix(documentation): exit with error code if PDF generation fails 2024-05-29 17:02:39 +03:00
Uri Shaked 17e08942b2 feat(rom): add Magic and CRC32 fields 2024-05-29 16:18:08 +03:00
Uri Shaked bcf20bea0b fix(datasheet): broken datasheet 
it broke after the fix from 74796c81c7
 2024-05-29 15:55:39 +03:00
Uri Shaked 74796c81c7 fix: analog designs always get 6 pins connected 
instead, we should read the `analog_pins` setting from the project's info.yaml
 2024-05-29 13:19:29 +03:00
htfab f56fdf7cbe feat(test-precheck): support compound ports 2024-05-28 22:52:28 +03:00
htfab 12621b9a14 feat(precheck): combine rectangles within the same port 2024-05-28 22:52:28 +03:00
htfab 98e9482354 feat: update directory structure for analog switch 2024-05-23 11:52:25 +03:00
Uri Shaked 8e2da84a18 feat: python 3.12 support #53 
close #53
 2024-05-20 10:36:19 +03:00
htfab 29e3bc4c3f fix: remove openlane from requirements.txt 
So that we can set the right version from tt-gds-action.
 2024-05-17 20:51:32 +03:00
htfab 2b48c36ecb fix: remove progress bar in github actions 
It breaks the log as every refresh is shown as a new line.
 2024-05-17 20:51:32 +03:00
htfab a791fde25c feat: allow hardening with openlane2 2024-05-16 23:34:05 +03:00
htfab 5e4d73d429 fix(datasheet): force minimum heading in info.md 2024-05-14 17:07:30 +03:00
matt venn d8d3836cf8 Update project.py 
fix 'how to use' error message
 2024-05-14 15:15:53 +02:00
htfab dd5f1685ed feat: skip .lef at shuttle top level 2024-05-11 08:58:43 +03:00
htfab 68e6da5b9f fix(precheck): typo 2024-05-08 20:08:10 +03:00
htfab 96bfcce676 feat(precheck): add testcase for overlapping pins 2024-05-08 20:08:10 +03:00
htfab 41b9907da4 feat(precheck): extend error message for overlapping pins 2024-05-08 20:08:10 +03:00
htfab 39162225ce feat(precheck): fail on overlapping pins 2024-05-08 20:08:10 +03:00
htfab 0bc5812f9d fix(datasheet): typo in template for bidirectional pins 2024-05-07 15:00:51 +03:00
Uri Shaked d2d27ab36c fix(precheck): fails on projects in shuttle repository 
It can't find info.yaml, since it's looking for it in the parent directory of the gds while info.yaml is in the same directory as the gds.
 2024-05-07 09:01:09 +03:00
Uri Shaked 79f41ef2e1 fix(datasheet): shuttle id missing in hugo content index 
We generate {shuttle_id} instead of actually putting the shuttle id there, causing the shuttle map not to appear.
 2024-05-07 08:47:00 +03:00
htfab 0cf0891303 feat(datasheet): add analog pins to hugo 2024-05-07 08:47:00 +03:00
htfab 194859c624 feat(datasheet): add analog pins to shuttle pdf 2024-05-07 08:47:00 +03:00
htfab c36f3a3615 feat(datasheet): add analog pins to project pdf 2024-05-07 08:47:00 +03:00
htfab b3321a93c6 feat(datasheet): add analog pins to Project class 2024-05-07 08:47:00 +03:00
htfab a90680ff4f feat(datasheet): use mustache for shuttle_index 2024-05-07 08:47:00 +03:00
htfab 6ac178db11 feat(datasheet): use mustache for hugo_template 2024-05-07 08:47:00 +03:00
htfab ce9f174c87 feat(datasheet): use mustache for doc_template 2024-05-07 08:47:00 +03:00
htfab 8ddef688df feat(datasheet): use mustache for project_preview 2024-05-07 08:47:00 +03:00
htfab 83c129747b fix(datasheet): unescape braces in .md templates 2024-05-07 08:47:00 +03:00
Uri Shaked af1f250dba fix(datasheet): broken full gds render / chip map 2024-05-07 00:24:55 +03:00
matt venn 65034f9c5e docs(datasheet): update CREDITS.md 2024-05-02 15:34:35 +03:00
Uri Shaked 0c171af9b4 feat(fpga): read seed / target frequency from environment 
Read the values from TT_FPGA_SEED / TT_FPGA_FREQ, and default to 12 MHz frequency.
 2024-05-01 23:47:35 +03:00
Uri Shaked b6ec741349 feat(fpga): initial implementation 
Adds a new `tt_tool.py --create-fpga-bitstream` flag that creates a TT Sim FPGA bitstream from the user's project.
 2024-05-01 23:13:21 +03:00