TinyTapeout/tt-support-tools
1
0
Fork 0
mirror of https://github.com/TinyTapeout/tt-support-tools.git synced 2026-11-03 04:36:09 +01:00
Code Issues Packages Projects Releases Wiki Activity
392 Commits 33 Branches 0 Tags
1ab2abc8d5f24d04401b247f060f82411be9eab5
Commit Graph
392 Commits
This Branch
This Branch
All Branches
Author SHA1 Message Date
matt venn 46e58b675f Update CREDITS.md 
add Mitch
 2023-09-12 18:30:08 +02:00
Matt Venn b5e5bc99e8 Merge branch 'tt05' of https://github.com/TinyTapeout/tt-support-tools into tt05 2023-09-11 15:33:25 +02:00
Matt Venn 37c18a964e update logo and include projects that have missing pins in the datasheet 2023-09-11 15:33:06 +02:00
Uri Shaked 23da39ba14 feat: include chip ROM when running in verification mode (--test) 2023-09-11 15:35:24 +03:00
Uri Shaked b02cc19e78 fix: shuttle config fails as tt_um_chip_rom verilog is missing 
The Chip ROM is now auto generated, so the GL verilog only exists after we configure the shuttle
 2023-09-10 20:23:48 +03:00
Uri Shaked cadbfbcd25 feat: Chip ROM auto generation with OpenLane 2 
So we can generate the ROM while building the shuttle's GDS
 2023-09-10 20:17:58 +03:00
Uri Shaked 5e863fc333 fix: final GDS file name no longer includes ".magic" 
The final GDS file name has changed in recent OpenLane2 and is now {module}.gds instead of {module}.magic.gds.
 2023-09-10 12:56:17 +03:00
Uri Shaked acb6b6b4c3 refactor: caravel.py -> shuttle.py 2023-09-09 21:45:01 +03:00
Uri Shaked cc1b5806b2 fix: correct project gl path when running configure.py 2023-09-09 21:39:08 +03:00
Uri Shaked 340b747e4a Merge pull request #26 from htfab/tt04 
Allow svg and pdf images in the datasheet
 2023-09-09 20:37:58 +03:00
Boundary Effect 8717325500 feat(datasheet): allow pdf images 2023-09-09 00:11:51 +02:00
Boundary Effect 389d181cbb feat(datasheet): allow svg images 2023-09-09 00:10:44 +02:00
Uri Shaked 1da6923f8c fix: wrong extension for .lef file in efabless submission artifact 2023-09-08 23:59:38 +03:00
Uri Shaked e7ea59f4d0 feat(datasheet): roses are red, links are blue 
add color to links so they stand out
 2023-09-07 21:36:46 +03:00
Uri Shaked 010cebe7d6 fix(datasheet): remove outdated STA / Verification sections 2023-09-07 20:53:56 +03:00
Uri Shaked af58bde8be fix: missing commit_id.json in openlane2 projects 2023-09-06 19:36:15 +03:00
Uri Shaked fd29f74a1a feat: initial support for openlane2 user projects 2023-09-06 18:04:02 +03:00
Uri Shaked da5f3cb1f8 fix(datasheet): broken links to git / extra docs 2023-09-06 10:02:13 +03:00
Uri Shaked 09c57b7938 fix(datasheet): blackslash characters still break the datasheet 
applied a bruteforce workaround (replace every backslash with `\mbox{\\textbackslash}`) so we can still get the datasheet generated
 2023-09-06 10:02:08 +03:00
Uri Shaked 3f55bd709a feat: copy spef / gl netlists of tt_ctrl/tt_mux 2023-09-05 12:23:37 +03:00
Uri Shaked ae0f2483ba fix(datasheet): backslash characters in project description break the datasheet 
e.g. the "description" field of the following info.yaml would break the datasheet generation:

```yaml
documentation:

  author:       "Sarthak Raheja and Bittu N"      # Your name
  title:        "Simple Piano"      # Project title
  language:     "Verilog" # other examples include Verilog, Amaranth, VHDL, etc

  # Short description of what your project does
  description:  |
    The input clock is divided into a series of frequencies to mimic a piano having only 12 keys of one octave. User can choose from a choice of 3-5 octaves. Additionally, few pre-defined tunes have been included using RTTTL logic\n
```
 2023-09-05 10:13:21 +03:00
Uri Shaked dac3f4a0a4 fix: disable ROM vmem file generation 
it breaks the tiny tapeout staging repo, and we don't use the ROM vmem file yet anyway (the ROM content is hardened as part of the tt-chip-rom repo)
 2023-08-06 18:05:39 +03:00
Uri Shaked 64d21511b0 Merge pull request #24 from marnovandermaas/fix_documentation_margin 
Increase the bottom margin to show page number
 2023-08-01 18:21:20 +03:00
Marno van der Maas e0aca0d5c8 Increase the bottom margin to show page number 
Previously with the 2cm bottom margin, the documentation was cutting off
the page number about half way, so I increase the bottom margin from 2
to 3cm.
 2023-08-01 16:08:29 +01:00
Uri Shaked 24c15519e8 fix(datasheet): broken user module pictures / diagrams 
close #22
 2023-07-31 09:02:16 +03:00
Uri Shaked 1aa125fdd5 fix(datasheet): broken images, replace scanchain info with mux 
- fix some of the broken images
- render the mux's info doc in place of the scanchain doc
 2023-07-30 23:09:31 +03:00
Uri Shaked 7842384b6a fix(datasheet): markdown headings break the datasheet 
close #23
 2023-07-30 22:21:00 +03:00
Uri Shaked 6034820170 fix(datasheet): use shuttle name from config 
also, dynamically figure out the repo URL (instead of using an hardcoded value)
 2023-07-30 09:40:16 +03:00
Uri Shaked e56503e9c3 docs: remove outdated hardening doc 2023-07-29 23:00:51 +03:00
Uri Shaked 769cc65983 feat(datasheet): include mux addresses 2023-07-29 22:48:53 +03:00
Uri Shaked c83c2cd3c7 feat(datasheet): add bidrectional pins 
close #11
 2023-07-29 22:28:15 +03:00
Uri Shaked ab9897699f feat: sort projects by sort_id in commit_id.json 
Sorting helps preventing projects shifting around as the shuttle fills up. "sort_id" is provided by the tt-app.
 2023-07-24 22:12:18 +03:00
Uri Shaked 016ed6e8c1 fix: multi tile projects not placed correctly 2023-07-22 22:51:54 +03:00
Uri Shaked 849e644627 fix: wrong shuttle_index.json format 
Each user project info object was wrapped with an extra array. Also added "tiles" property for each user project.
 2023-07-22 22:38:46 +03:00
Uri Shaked 26785bea0e feat: support submissions from app.tinytapeout.com (#21) 
* feat: copy_macros and copy_final_results commands

* feat: generate shuttle index JSON
includes information about all projects:
- repo
- commit
- mux index
- mux position (X/Y)

* feat: add --create-efabless-submission option
 2023-07-21 15:52:04 +03:00
Uri Shaked bb58ee1fae fix(rom): remove a debug print 2023-07-20 09:34:49 +03:00
Uri Shaked 56dd62478b refactor: rename commit-id.json to commit_id.json 
better match existing file name conventions
 2023-07-19 20:31:52 +03:00
Uri Shaked b920aef0e2 feat: update user module def files 
increase single tile dimensions, reduce spacing between tiles.
 2023-07-19 14:10:57 +03:00
Uri Shaked 3a6a7d3a2c feat(rom): inital ROM data writer code 2023-07-13 17:54:11 +03:00
Uri Shaked a84161582e fix: create_user_config fails for wokwi projects 
close #20
 2023-06-27 16:41:04 +03:00
Uri Shaked 887e208b86 cleanup: remove tt03 config.yaml 2023-06-25 22:06:27 +03:00
Uri Shaked df6b703380 feat: store user project commit hash next to the GDS files 
close #19
 2023-06-25 21:37:12 +03:00
Uri Shaked 6fb355fc59 refactor: migrate from yosys to yowasp-yosys 
yowasp-yosys can be installed from pip, so we no longer require the user to install yosys separately.

also freeze requirements.txt versions for reproducible builds
 2023-06-25 20:49:36 +03:00
Uri Shaked 0d6fa67ae5 feat: check for missing ports on user module 
also improve error messages for user module checks
 2023-06-25 20:47:42 +03:00
Matt Venn b0f64fed11 remove discord username checking now that discord usernames don't have the # 2023-06-20 23:41:20 +03:00
Uri Shaked 25488cf0df fix: remove openlane1 config generator 
it's no longer needed for OpenLane2
 2023-06-17 23:07:39 +03:00
Uri Shaked 8549004599 fix: remove stray debug print 2023-06-15 23:03:26 +03:00
Uri Shaked 7b6d93c086 feat: support for openlane2 mux verification 2023-06-03 14:58:17 +03:00
Uri Shaked c42a11023f fix: missing pdn macro hook for SRAM macro 2023-06-02 23:48:45 +03:00
Uri Shaked ceb3a796bc Merge pull request #17 from dlmiles/dlm-gh_token 
git_utils.py: headers_try_to_add_authorization_from_environment(headers: dict)
 2023-06-02 16:36:52 +03:00