mirror of
https://github.com/TinyTapeout/tt-support-tools.git
synced 2026-11-03 12:46:08 +01:00
639 lines
38 KiB
Modula-2
639 lines
38 KiB
Modula-2
VERSION 5.8 ;
|
|
DIVIDERCHAR "/" ;
|
|
BUSBITCHARS "[]" ;
|
|
DESIGN tt_um_template ;
|
|
UNITS DISTANCE MICRONS 2000 ;
|
|
DIEAREA ( 0 0 ) ( 2880640 3120320 ) ;
|
|
ROW ROW_0 GF018hv5v_mcu_sc7 6720 7840 N DO 2560 BY 1 STEP 1120 0 ;
|
|
ROW ROW_1 GF018hv5v_mcu_sc7 6720 15680 FS DO 2560 BY 1 STEP 1120 0 ;
|
|
ROW ROW_2 GF018hv5v_mcu_sc7 6720 23520 N DO 2560 BY 1 STEP 1120 0 ;
|
|
ROW ROW_3 GF018hv5v_mcu_sc7 6720 31360 FS DO 2560 BY 1 STEP 1120 0 ;
|
|
ROW ROW_4 GF018hv5v_mcu_sc7 6720 39200 N DO 2560 BY 1 STEP 1120 0 ;
|
|
ROW ROW_5 GF018hv5v_mcu_sc7 6720 47040 FS DO 2560 BY 1 STEP 1120 0 ;
|
|
ROW ROW_6 GF018hv5v_mcu_sc7 6720 54880 N DO 2560 BY 1 STEP 1120 0 ;
|
|
ROW ROW_7 GF018hv5v_mcu_sc7 6720 62720 FS DO 2560 BY 1 STEP 1120 0 ;
|
|
ROW ROW_8 GF018hv5v_mcu_sc7 6720 70560 N DO 2560 BY 1 STEP 1120 0 ;
|
|
ROW ROW_9 GF018hv5v_mcu_sc7 6720 78400 FS DO 2560 BY 1 STEP 1120 0 ;
|
|
ROW ROW_10 GF018hv5v_mcu_sc7 6720 86240 N DO 2560 BY 1 STEP 1120 0 ;
|
|
ROW ROW_11 GF018hv5v_mcu_sc7 6720 94080 FS DO 2560 BY 1 STEP 1120 0 ;
|
|
ROW ROW_12 GF018hv5v_mcu_sc7 6720 101920 N DO 2560 BY 1 STEP 1120 0 ;
|
|
ROW ROW_13 GF018hv5v_mcu_sc7 6720 109760 FS DO 2560 BY 1 STEP 1120 0 ;
|
|
ROW ROW_14 GF018hv5v_mcu_sc7 6720 117600 N DO 2560 BY 1 STEP 1120 0 ;
|
|
ROW ROW_15 GF018hv5v_mcu_sc7 6720 125440 FS DO 2560 BY 1 STEP 1120 0 ;
|
|
ROW ROW_16 GF018hv5v_mcu_sc7 6720 133280 N DO 2560 BY 1 STEP 1120 0 ;
|
|
ROW ROW_17 GF018hv5v_mcu_sc7 6720 141120 FS DO 2560 BY 1 STEP 1120 0 ;
|
|
ROW ROW_18 GF018hv5v_mcu_sc7 6720 148960 N DO 2560 BY 1 STEP 1120 0 ;
|
|
ROW ROW_19 GF018hv5v_mcu_sc7 6720 156800 FS DO 2560 BY 1 STEP 1120 0 ;
|
|
ROW ROW_20 GF018hv5v_mcu_sc7 6720 164640 N DO 2560 BY 1 STEP 1120 0 ;
|
|
ROW ROW_21 GF018hv5v_mcu_sc7 6720 172480 FS DO 2560 BY 1 STEP 1120 0 ;
|
|
ROW ROW_22 GF018hv5v_mcu_sc7 6720 180320 N DO 2560 BY 1 STEP 1120 0 ;
|
|
ROW ROW_23 GF018hv5v_mcu_sc7 6720 188160 FS DO 2560 BY 1 STEP 1120 0 ;
|
|
ROW ROW_24 GF018hv5v_mcu_sc7 6720 196000 N DO 2560 BY 1 STEP 1120 0 ;
|
|
ROW ROW_25 GF018hv5v_mcu_sc7 6720 203840 FS DO 2560 BY 1 STEP 1120 0 ;
|
|
ROW ROW_26 GF018hv5v_mcu_sc7 6720 211680 N DO 2560 BY 1 STEP 1120 0 ;
|
|
ROW ROW_27 GF018hv5v_mcu_sc7 6720 219520 FS DO 2560 BY 1 STEP 1120 0 ;
|
|
ROW ROW_28 GF018hv5v_mcu_sc7 6720 227360 N DO 2560 BY 1 STEP 1120 0 ;
|
|
ROW ROW_29 GF018hv5v_mcu_sc7 6720 235200 FS DO 2560 BY 1 STEP 1120 0 ;
|
|
ROW ROW_30 GF018hv5v_mcu_sc7 6720 243040 N DO 2560 BY 1 STEP 1120 0 ;
|
|
ROW ROW_31 GF018hv5v_mcu_sc7 6720 250880 FS DO 2560 BY 1 STEP 1120 0 ;
|
|
ROW ROW_32 GF018hv5v_mcu_sc7 6720 258720 N DO 2560 BY 1 STEP 1120 0 ;
|
|
ROW ROW_33 GF018hv5v_mcu_sc7 6720 266560 FS DO 2560 BY 1 STEP 1120 0 ;
|
|
ROW ROW_34 GF018hv5v_mcu_sc7 6720 274400 N DO 2560 BY 1 STEP 1120 0 ;
|
|
ROW ROW_35 GF018hv5v_mcu_sc7 6720 282240 FS DO 2560 BY 1 STEP 1120 0 ;
|
|
ROW ROW_36 GF018hv5v_mcu_sc7 6720 290080 N DO 2560 BY 1 STEP 1120 0 ;
|
|
ROW ROW_37 GF018hv5v_mcu_sc7 6720 297920 FS DO 2560 BY 1 STEP 1120 0 ;
|
|
ROW ROW_38 GF018hv5v_mcu_sc7 6720 305760 N DO 2560 BY 1 STEP 1120 0 ;
|
|
ROW ROW_39 GF018hv5v_mcu_sc7 6720 313600 FS DO 2560 BY 1 STEP 1120 0 ;
|
|
ROW ROW_40 GF018hv5v_mcu_sc7 6720 321440 N DO 2560 BY 1 STEP 1120 0 ;
|
|
ROW ROW_41 GF018hv5v_mcu_sc7 6720 329280 FS DO 2560 BY 1 STEP 1120 0 ;
|
|
ROW ROW_42 GF018hv5v_mcu_sc7 6720 337120 N DO 2560 BY 1 STEP 1120 0 ;
|
|
ROW ROW_43 GF018hv5v_mcu_sc7 6720 344960 FS DO 2560 BY 1 STEP 1120 0 ;
|
|
ROW ROW_44 GF018hv5v_mcu_sc7 6720 352800 N DO 2560 BY 1 STEP 1120 0 ;
|
|
ROW ROW_45 GF018hv5v_mcu_sc7 6720 360640 FS DO 2560 BY 1 STEP 1120 0 ;
|
|
ROW ROW_46 GF018hv5v_mcu_sc7 6720 368480 N DO 2560 BY 1 STEP 1120 0 ;
|
|
ROW ROW_47 GF018hv5v_mcu_sc7 6720 376320 FS DO 2560 BY 1 STEP 1120 0 ;
|
|
ROW ROW_48 GF018hv5v_mcu_sc7 6720 384160 N DO 2560 BY 1 STEP 1120 0 ;
|
|
ROW ROW_49 GF018hv5v_mcu_sc7 6720 392000 FS DO 2560 BY 1 STEP 1120 0 ;
|
|
ROW ROW_50 GF018hv5v_mcu_sc7 6720 399840 N DO 2560 BY 1 STEP 1120 0 ;
|
|
ROW ROW_51 GF018hv5v_mcu_sc7 6720 407680 FS DO 2560 BY 1 STEP 1120 0 ;
|
|
ROW ROW_52 GF018hv5v_mcu_sc7 6720 415520 N DO 2560 BY 1 STEP 1120 0 ;
|
|
ROW ROW_53 GF018hv5v_mcu_sc7 6720 423360 FS DO 2560 BY 1 STEP 1120 0 ;
|
|
ROW ROW_54 GF018hv5v_mcu_sc7 6720 431200 N DO 2560 BY 1 STEP 1120 0 ;
|
|
ROW ROW_55 GF018hv5v_mcu_sc7 6720 439040 FS DO 2560 BY 1 STEP 1120 0 ;
|
|
ROW ROW_56 GF018hv5v_mcu_sc7 6720 446880 N DO 2560 BY 1 STEP 1120 0 ;
|
|
ROW ROW_57 GF018hv5v_mcu_sc7 6720 454720 FS DO 2560 BY 1 STEP 1120 0 ;
|
|
ROW ROW_58 GF018hv5v_mcu_sc7 6720 462560 N DO 2560 BY 1 STEP 1120 0 ;
|
|
ROW ROW_59 GF018hv5v_mcu_sc7 6720 470400 FS DO 2560 BY 1 STEP 1120 0 ;
|
|
ROW ROW_60 GF018hv5v_mcu_sc7 6720 478240 N DO 2560 BY 1 STEP 1120 0 ;
|
|
ROW ROW_61 GF018hv5v_mcu_sc7 6720 486080 FS DO 2560 BY 1 STEP 1120 0 ;
|
|
ROW ROW_62 GF018hv5v_mcu_sc7 6720 493920 N DO 2560 BY 1 STEP 1120 0 ;
|
|
ROW ROW_63 GF018hv5v_mcu_sc7 6720 501760 FS DO 2560 BY 1 STEP 1120 0 ;
|
|
ROW ROW_64 GF018hv5v_mcu_sc7 6720 509600 N DO 2560 BY 1 STEP 1120 0 ;
|
|
ROW ROW_65 GF018hv5v_mcu_sc7 6720 517440 FS DO 2560 BY 1 STEP 1120 0 ;
|
|
ROW ROW_66 GF018hv5v_mcu_sc7 6720 525280 N DO 2560 BY 1 STEP 1120 0 ;
|
|
ROW ROW_67 GF018hv5v_mcu_sc7 6720 533120 FS DO 2560 BY 1 STEP 1120 0 ;
|
|
ROW ROW_68 GF018hv5v_mcu_sc7 6720 540960 N DO 2560 BY 1 STEP 1120 0 ;
|
|
ROW ROW_69 GF018hv5v_mcu_sc7 6720 548800 FS DO 2560 BY 1 STEP 1120 0 ;
|
|
ROW ROW_70 GF018hv5v_mcu_sc7 6720 556640 N DO 2560 BY 1 STEP 1120 0 ;
|
|
ROW ROW_71 GF018hv5v_mcu_sc7 6720 564480 FS DO 2560 BY 1 STEP 1120 0 ;
|
|
ROW ROW_72 GF018hv5v_mcu_sc7 6720 572320 N DO 2560 BY 1 STEP 1120 0 ;
|
|
ROW ROW_73 GF018hv5v_mcu_sc7 6720 580160 FS DO 2560 BY 1 STEP 1120 0 ;
|
|
ROW ROW_74 GF018hv5v_mcu_sc7 6720 588000 N DO 2560 BY 1 STEP 1120 0 ;
|
|
ROW ROW_75 GF018hv5v_mcu_sc7 6720 595840 FS DO 2560 BY 1 STEP 1120 0 ;
|
|
ROW ROW_76 GF018hv5v_mcu_sc7 6720 603680 N DO 2560 BY 1 STEP 1120 0 ;
|
|
ROW ROW_77 GF018hv5v_mcu_sc7 6720 611520 FS DO 2560 BY 1 STEP 1120 0 ;
|
|
ROW ROW_78 GF018hv5v_mcu_sc7 6720 619360 N DO 2560 BY 1 STEP 1120 0 ;
|
|
ROW ROW_79 GF018hv5v_mcu_sc7 6720 627200 FS DO 2560 BY 1 STEP 1120 0 ;
|
|
ROW ROW_80 GF018hv5v_mcu_sc7 6720 635040 N DO 2560 BY 1 STEP 1120 0 ;
|
|
ROW ROW_81 GF018hv5v_mcu_sc7 6720 642880 FS DO 2560 BY 1 STEP 1120 0 ;
|
|
ROW ROW_82 GF018hv5v_mcu_sc7 6720 650720 N DO 2560 BY 1 STEP 1120 0 ;
|
|
ROW ROW_83 GF018hv5v_mcu_sc7 6720 658560 FS DO 2560 BY 1 STEP 1120 0 ;
|
|
ROW ROW_84 GF018hv5v_mcu_sc7 6720 666400 N DO 2560 BY 1 STEP 1120 0 ;
|
|
ROW ROW_85 GF018hv5v_mcu_sc7 6720 674240 FS DO 2560 BY 1 STEP 1120 0 ;
|
|
ROW ROW_86 GF018hv5v_mcu_sc7 6720 682080 N DO 2560 BY 1 STEP 1120 0 ;
|
|
ROW ROW_87 GF018hv5v_mcu_sc7 6720 689920 FS DO 2560 BY 1 STEP 1120 0 ;
|
|
ROW ROW_88 GF018hv5v_mcu_sc7 6720 697760 N DO 2560 BY 1 STEP 1120 0 ;
|
|
ROW ROW_89 GF018hv5v_mcu_sc7 6720 705600 FS DO 2560 BY 1 STEP 1120 0 ;
|
|
ROW ROW_90 GF018hv5v_mcu_sc7 6720 713440 N DO 2560 BY 1 STEP 1120 0 ;
|
|
ROW ROW_91 GF018hv5v_mcu_sc7 6720 721280 FS DO 2560 BY 1 STEP 1120 0 ;
|
|
ROW ROW_92 GF018hv5v_mcu_sc7 6720 729120 N DO 2560 BY 1 STEP 1120 0 ;
|
|
ROW ROW_93 GF018hv5v_mcu_sc7 6720 736960 FS DO 2560 BY 1 STEP 1120 0 ;
|
|
ROW ROW_94 GF018hv5v_mcu_sc7 6720 744800 N DO 2560 BY 1 STEP 1120 0 ;
|
|
ROW ROW_95 GF018hv5v_mcu_sc7 6720 752640 FS DO 2560 BY 1 STEP 1120 0 ;
|
|
ROW ROW_96 GF018hv5v_mcu_sc7 6720 760480 N DO 2560 BY 1 STEP 1120 0 ;
|
|
ROW ROW_97 GF018hv5v_mcu_sc7 6720 768320 FS DO 2560 BY 1 STEP 1120 0 ;
|
|
ROW ROW_98 GF018hv5v_mcu_sc7 6720 776160 N DO 2560 BY 1 STEP 1120 0 ;
|
|
ROW ROW_99 GF018hv5v_mcu_sc7 6720 784000 FS DO 2560 BY 1 STEP 1120 0 ;
|
|
ROW ROW_100 GF018hv5v_mcu_sc7 6720 791840 N DO 2560 BY 1 STEP 1120 0 ;
|
|
ROW ROW_101 GF018hv5v_mcu_sc7 6720 799680 FS DO 2560 BY 1 STEP 1120 0 ;
|
|
ROW ROW_102 GF018hv5v_mcu_sc7 6720 807520 N DO 2560 BY 1 STEP 1120 0 ;
|
|
ROW ROW_103 GF018hv5v_mcu_sc7 6720 815360 FS DO 2560 BY 1 STEP 1120 0 ;
|
|
ROW ROW_104 GF018hv5v_mcu_sc7 6720 823200 N DO 2560 BY 1 STEP 1120 0 ;
|
|
ROW ROW_105 GF018hv5v_mcu_sc7 6720 831040 FS DO 2560 BY 1 STEP 1120 0 ;
|
|
ROW ROW_106 GF018hv5v_mcu_sc7 6720 838880 N DO 2560 BY 1 STEP 1120 0 ;
|
|
ROW ROW_107 GF018hv5v_mcu_sc7 6720 846720 FS DO 2560 BY 1 STEP 1120 0 ;
|
|
ROW ROW_108 GF018hv5v_mcu_sc7 6720 854560 N DO 2560 BY 1 STEP 1120 0 ;
|
|
ROW ROW_109 GF018hv5v_mcu_sc7 6720 862400 FS DO 2560 BY 1 STEP 1120 0 ;
|
|
ROW ROW_110 GF018hv5v_mcu_sc7 6720 870240 N DO 2560 BY 1 STEP 1120 0 ;
|
|
ROW ROW_111 GF018hv5v_mcu_sc7 6720 878080 FS DO 2560 BY 1 STEP 1120 0 ;
|
|
ROW ROW_112 GF018hv5v_mcu_sc7 6720 885920 N DO 2560 BY 1 STEP 1120 0 ;
|
|
ROW ROW_113 GF018hv5v_mcu_sc7 6720 893760 FS DO 2560 BY 1 STEP 1120 0 ;
|
|
ROW ROW_114 GF018hv5v_mcu_sc7 6720 901600 N DO 2560 BY 1 STEP 1120 0 ;
|
|
ROW ROW_115 GF018hv5v_mcu_sc7 6720 909440 FS DO 2560 BY 1 STEP 1120 0 ;
|
|
ROW ROW_116 GF018hv5v_mcu_sc7 6720 917280 N DO 2560 BY 1 STEP 1120 0 ;
|
|
ROW ROW_117 GF018hv5v_mcu_sc7 6720 925120 FS DO 2560 BY 1 STEP 1120 0 ;
|
|
ROW ROW_118 GF018hv5v_mcu_sc7 6720 932960 N DO 2560 BY 1 STEP 1120 0 ;
|
|
ROW ROW_119 GF018hv5v_mcu_sc7 6720 940800 FS DO 2560 BY 1 STEP 1120 0 ;
|
|
ROW ROW_120 GF018hv5v_mcu_sc7 6720 948640 N DO 2560 BY 1 STEP 1120 0 ;
|
|
ROW ROW_121 GF018hv5v_mcu_sc7 6720 956480 FS DO 2560 BY 1 STEP 1120 0 ;
|
|
ROW ROW_122 GF018hv5v_mcu_sc7 6720 964320 N DO 2560 BY 1 STEP 1120 0 ;
|
|
ROW ROW_123 GF018hv5v_mcu_sc7 6720 972160 FS DO 2560 BY 1 STEP 1120 0 ;
|
|
ROW ROW_124 GF018hv5v_mcu_sc7 6720 980000 N DO 2560 BY 1 STEP 1120 0 ;
|
|
ROW ROW_125 GF018hv5v_mcu_sc7 6720 987840 FS DO 2560 BY 1 STEP 1120 0 ;
|
|
ROW ROW_126 GF018hv5v_mcu_sc7 6720 995680 N DO 2560 BY 1 STEP 1120 0 ;
|
|
ROW ROW_127 GF018hv5v_mcu_sc7 6720 1003520 FS DO 2560 BY 1 STEP 1120 0 ;
|
|
ROW ROW_128 GF018hv5v_mcu_sc7 6720 1011360 N DO 2560 BY 1 STEP 1120 0 ;
|
|
ROW ROW_129 GF018hv5v_mcu_sc7 6720 1019200 FS DO 2560 BY 1 STEP 1120 0 ;
|
|
ROW ROW_130 GF018hv5v_mcu_sc7 6720 1027040 N DO 2560 BY 1 STEP 1120 0 ;
|
|
ROW ROW_131 GF018hv5v_mcu_sc7 6720 1034880 FS DO 2560 BY 1 STEP 1120 0 ;
|
|
ROW ROW_132 GF018hv5v_mcu_sc7 6720 1042720 N DO 2560 BY 1 STEP 1120 0 ;
|
|
ROW ROW_133 GF018hv5v_mcu_sc7 6720 1050560 FS DO 2560 BY 1 STEP 1120 0 ;
|
|
ROW ROW_134 GF018hv5v_mcu_sc7 6720 1058400 N DO 2560 BY 1 STEP 1120 0 ;
|
|
ROW ROW_135 GF018hv5v_mcu_sc7 6720 1066240 FS DO 2560 BY 1 STEP 1120 0 ;
|
|
ROW ROW_136 GF018hv5v_mcu_sc7 6720 1074080 N DO 2560 BY 1 STEP 1120 0 ;
|
|
ROW ROW_137 GF018hv5v_mcu_sc7 6720 1081920 FS DO 2560 BY 1 STEP 1120 0 ;
|
|
ROW ROW_138 GF018hv5v_mcu_sc7 6720 1089760 N DO 2560 BY 1 STEP 1120 0 ;
|
|
ROW ROW_139 GF018hv5v_mcu_sc7 6720 1097600 FS DO 2560 BY 1 STEP 1120 0 ;
|
|
ROW ROW_140 GF018hv5v_mcu_sc7 6720 1105440 N DO 2560 BY 1 STEP 1120 0 ;
|
|
ROW ROW_141 GF018hv5v_mcu_sc7 6720 1113280 FS DO 2560 BY 1 STEP 1120 0 ;
|
|
ROW ROW_142 GF018hv5v_mcu_sc7 6720 1121120 N DO 2560 BY 1 STEP 1120 0 ;
|
|
ROW ROW_143 GF018hv5v_mcu_sc7 6720 1128960 FS DO 2560 BY 1 STEP 1120 0 ;
|
|
ROW ROW_144 GF018hv5v_mcu_sc7 6720 1136800 N DO 2560 BY 1 STEP 1120 0 ;
|
|
ROW ROW_145 GF018hv5v_mcu_sc7 6720 1144640 FS DO 2560 BY 1 STEP 1120 0 ;
|
|
ROW ROW_146 GF018hv5v_mcu_sc7 6720 1152480 N DO 2560 BY 1 STEP 1120 0 ;
|
|
ROW ROW_147 GF018hv5v_mcu_sc7 6720 1160320 FS DO 2560 BY 1 STEP 1120 0 ;
|
|
ROW ROW_148 GF018hv5v_mcu_sc7 6720 1168160 N DO 2560 BY 1 STEP 1120 0 ;
|
|
ROW ROW_149 GF018hv5v_mcu_sc7 6720 1176000 FS DO 2560 BY 1 STEP 1120 0 ;
|
|
ROW ROW_150 GF018hv5v_mcu_sc7 6720 1183840 N DO 2560 BY 1 STEP 1120 0 ;
|
|
ROW ROW_151 GF018hv5v_mcu_sc7 6720 1191680 FS DO 2560 BY 1 STEP 1120 0 ;
|
|
ROW ROW_152 GF018hv5v_mcu_sc7 6720 1199520 N DO 2560 BY 1 STEP 1120 0 ;
|
|
ROW ROW_153 GF018hv5v_mcu_sc7 6720 1207360 FS DO 2560 BY 1 STEP 1120 0 ;
|
|
ROW ROW_154 GF018hv5v_mcu_sc7 6720 1215200 N DO 2560 BY 1 STEP 1120 0 ;
|
|
ROW ROW_155 GF018hv5v_mcu_sc7 6720 1223040 FS DO 2560 BY 1 STEP 1120 0 ;
|
|
ROW ROW_156 GF018hv5v_mcu_sc7 6720 1230880 N DO 2560 BY 1 STEP 1120 0 ;
|
|
ROW ROW_157 GF018hv5v_mcu_sc7 6720 1238720 FS DO 2560 BY 1 STEP 1120 0 ;
|
|
ROW ROW_158 GF018hv5v_mcu_sc7 6720 1246560 N DO 2560 BY 1 STEP 1120 0 ;
|
|
ROW ROW_159 GF018hv5v_mcu_sc7 6720 1254400 FS DO 2560 BY 1 STEP 1120 0 ;
|
|
ROW ROW_160 GF018hv5v_mcu_sc7 6720 1262240 N DO 2560 BY 1 STEP 1120 0 ;
|
|
ROW ROW_161 GF018hv5v_mcu_sc7 6720 1270080 FS DO 2560 BY 1 STEP 1120 0 ;
|
|
ROW ROW_162 GF018hv5v_mcu_sc7 6720 1277920 N DO 2560 BY 1 STEP 1120 0 ;
|
|
ROW ROW_163 GF018hv5v_mcu_sc7 6720 1285760 FS DO 2560 BY 1 STEP 1120 0 ;
|
|
ROW ROW_164 GF018hv5v_mcu_sc7 6720 1293600 N DO 2560 BY 1 STEP 1120 0 ;
|
|
ROW ROW_165 GF018hv5v_mcu_sc7 6720 1301440 FS DO 2560 BY 1 STEP 1120 0 ;
|
|
ROW ROW_166 GF018hv5v_mcu_sc7 6720 1309280 N DO 2560 BY 1 STEP 1120 0 ;
|
|
ROW ROW_167 GF018hv5v_mcu_sc7 6720 1317120 FS DO 2560 BY 1 STEP 1120 0 ;
|
|
ROW ROW_168 GF018hv5v_mcu_sc7 6720 1324960 N DO 2560 BY 1 STEP 1120 0 ;
|
|
ROW ROW_169 GF018hv5v_mcu_sc7 6720 1332800 FS DO 2560 BY 1 STEP 1120 0 ;
|
|
ROW ROW_170 GF018hv5v_mcu_sc7 6720 1340640 N DO 2560 BY 1 STEP 1120 0 ;
|
|
ROW ROW_171 GF018hv5v_mcu_sc7 6720 1348480 FS DO 2560 BY 1 STEP 1120 0 ;
|
|
ROW ROW_172 GF018hv5v_mcu_sc7 6720 1356320 N DO 2560 BY 1 STEP 1120 0 ;
|
|
ROW ROW_173 GF018hv5v_mcu_sc7 6720 1364160 FS DO 2560 BY 1 STEP 1120 0 ;
|
|
ROW ROW_174 GF018hv5v_mcu_sc7 6720 1372000 N DO 2560 BY 1 STEP 1120 0 ;
|
|
ROW ROW_175 GF018hv5v_mcu_sc7 6720 1379840 FS DO 2560 BY 1 STEP 1120 0 ;
|
|
ROW ROW_176 GF018hv5v_mcu_sc7 6720 1387680 N DO 2560 BY 1 STEP 1120 0 ;
|
|
ROW ROW_177 GF018hv5v_mcu_sc7 6720 1395520 FS DO 2560 BY 1 STEP 1120 0 ;
|
|
ROW ROW_178 GF018hv5v_mcu_sc7 6720 1403360 N DO 2560 BY 1 STEP 1120 0 ;
|
|
ROW ROW_179 GF018hv5v_mcu_sc7 6720 1411200 FS DO 2560 BY 1 STEP 1120 0 ;
|
|
ROW ROW_180 GF018hv5v_mcu_sc7 6720 1419040 N DO 2560 BY 1 STEP 1120 0 ;
|
|
ROW ROW_181 GF018hv5v_mcu_sc7 6720 1426880 FS DO 2560 BY 1 STEP 1120 0 ;
|
|
ROW ROW_182 GF018hv5v_mcu_sc7 6720 1434720 N DO 2560 BY 1 STEP 1120 0 ;
|
|
ROW ROW_183 GF018hv5v_mcu_sc7 6720 1442560 FS DO 2560 BY 1 STEP 1120 0 ;
|
|
ROW ROW_184 GF018hv5v_mcu_sc7 6720 1450400 N DO 2560 BY 1 STEP 1120 0 ;
|
|
ROW ROW_185 GF018hv5v_mcu_sc7 6720 1458240 FS DO 2560 BY 1 STEP 1120 0 ;
|
|
ROW ROW_186 GF018hv5v_mcu_sc7 6720 1466080 N DO 2560 BY 1 STEP 1120 0 ;
|
|
ROW ROW_187 GF018hv5v_mcu_sc7 6720 1473920 FS DO 2560 BY 1 STEP 1120 0 ;
|
|
ROW ROW_188 GF018hv5v_mcu_sc7 6720 1481760 N DO 2560 BY 1 STEP 1120 0 ;
|
|
ROW ROW_189 GF018hv5v_mcu_sc7 6720 1489600 FS DO 2560 BY 1 STEP 1120 0 ;
|
|
ROW ROW_190 GF018hv5v_mcu_sc7 6720 1497440 N DO 2560 BY 1 STEP 1120 0 ;
|
|
ROW ROW_191 GF018hv5v_mcu_sc7 6720 1505280 FS DO 2560 BY 1 STEP 1120 0 ;
|
|
ROW ROW_192 GF018hv5v_mcu_sc7 6720 1513120 N DO 2560 BY 1 STEP 1120 0 ;
|
|
ROW ROW_193 GF018hv5v_mcu_sc7 6720 1520960 FS DO 2560 BY 1 STEP 1120 0 ;
|
|
ROW ROW_194 GF018hv5v_mcu_sc7 6720 1528800 N DO 2560 BY 1 STEP 1120 0 ;
|
|
ROW ROW_195 GF018hv5v_mcu_sc7 6720 1536640 FS DO 2560 BY 1 STEP 1120 0 ;
|
|
ROW ROW_196 GF018hv5v_mcu_sc7 6720 1544480 N DO 2560 BY 1 STEP 1120 0 ;
|
|
ROW ROW_197 GF018hv5v_mcu_sc7 6720 1552320 FS DO 2560 BY 1 STEP 1120 0 ;
|
|
ROW ROW_198 GF018hv5v_mcu_sc7 6720 1560160 N DO 2560 BY 1 STEP 1120 0 ;
|
|
ROW ROW_199 GF018hv5v_mcu_sc7 6720 1568000 FS DO 2560 BY 1 STEP 1120 0 ;
|
|
ROW ROW_200 GF018hv5v_mcu_sc7 6720 1575840 N DO 2560 BY 1 STEP 1120 0 ;
|
|
ROW ROW_201 GF018hv5v_mcu_sc7 6720 1583680 FS DO 2560 BY 1 STEP 1120 0 ;
|
|
ROW ROW_202 GF018hv5v_mcu_sc7 6720 1591520 N DO 2560 BY 1 STEP 1120 0 ;
|
|
ROW ROW_203 GF018hv5v_mcu_sc7 6720 1599360 FS DO 2560 BY 1 STEP 1120 0 ;
|
|
ROW ROW_204 GF018hv5v_mcu_sc7 6720 1607200 N DO 2560 BY 1 STEP 1120 0 ;
|
|
ROW ROW_205 GF018hv5v_mcu_sc7 6720 1615040 FS DO 2560 BY 1 STEP 1120 0 ;
|
|
ROW ROW_206 GF018hv5v_mcu_sc7 6720 1622880 N DO 2560 BY 1 STEP 1120 0 ;
|
|
ROW ROW_207 GF018hv5v_mcu_sc7 6720 1630720 FS DO 2560 BY 1 STEP 1120 0 ;
|
|
ROW ROW_208 GF018hv5v_mcu_sc7 6720 1638560 N DO 2560 BY 1 STEP 1120 0 ;
|
|
ROW ROW_209 GF018hv5v_mcu_sc7 6720 1646400 FS DO 2560 BY 1 STEP 1120 0 ;
|
|
ROW ROW_210 GF018hv5v_mcu_sc7 6720 1654240 N DO 2560 BY 1 STEP 1120 0 ;
|
|
ROW ROW_211 GF018hv5v_mcu_sc7 6720 1662080 FS DO 2560 BY 1 STEP 1120 0 ;
|
|
ROW ROW_212 GF018hv5v_mcu_sc7 6720 1669920 N DO 2560 BY 1 STEP 1120 0 ;
|
|
ROW ROW_213 GF018hv5v_mcu_sc7 6720 1677760 FS DO 2560 BY 1 STEP 1120 0 ;
|
|
ROW ROW_214 GF018hv5v_mcu_sc7 6720 1685600 N DO 2560 BY 1 STEP 1120 0 ;
|
|
ROW ROW_215 GF018hv5v_mcu_sc7 6720 1693440 FS DO 2560 BY 1 STEP 1120 0 ;
|
|
ROW ROW_216 GF018hv5v_mcu_sc7 6720 1701280 N DO 2560 BY 1 STEP 1120 0 ;
|
|
ROW ROW_217 GF018hv5v_mcu_sc7 6720 1709120 FS DO 2560 BY 1 STEP 1120 0 ;
|
|
ROW ROW_218 GF018hv5v_mcu_sc7 6720 1716960 N DO 2560 BY 1 STEP 1120 0 ;
|
|
ROW ROW_219 GF018hv5v_mcu_sc7 6720 1724800 FS DO 2560 BY 1 STEP 1120 0 ;
|
|
ROW ROW_220 GF018hv5v_mcu_sc7 6720 1732640 N DO 2560 BY 1 STEP 1120 0 ;
|
|
ROW ROW_221 GF018hv5v_mcu_sc7 6720 1740480 FS DO 2560 BY 1 STEP 1120 0 ;
|
|
ROW ROW_222 GF018hv5v_mcu_sc7 6720 1748320 N DO 2560 BY 1 STEP 1120 0 ;
|
|
ROW ROW_223 GF018hv5v_mcu_sc7 6720 1756160 FS DO 2560 BY 1 STEP 1120 0 ;
|
|
ROW ROW_224 GF018hv5v_mcu_sc7 6720 1764000 N DO 2560 BY 1 STEP 1120 0 ;
|
|
ROW ROW_225 GF018hv5v_mcu_sc7 6720 1771840 FS DO 2560 BY 1 STEP 1120 0 ;
|
|
ROW ROW_226 GF018hv5v_mcu_sc7 6720 1779680 N DO 2560 BY 1 STEP 1120 0 ;
|
|
ROW ROW_227 GF018hv5v_mcu_sc7 6720 1787520 FS DO 2560 BY 1 STEP 1120 0 ;
|
|
ROW ROW_228 GF018hv5v_mcu_sc7 6720 1795360 N DO 2560 BY 1 STEP 1120 0 ;
|
|
ROW ROW_229 GF018hv5v_mcu_sc7 6720 1803200 FS DO 2560 BY 1 STEP 1120 0 ;
|
|
ROW ROW_230 GF018hv5v_mcu_sc7 6720 1811040 N DO 2560 BY 1 STEP 1120 0 ;
|
|
ROW ROW_231 GF018hv5v_mcu_sc7 6720 1818880 FS DO 2560 BY 1 STEP 1120 0 ;
|
|
ROW ROW_232 GF018hv5v_mcu_sc7 6720 1826720 N DO 2560 BY 1 STEP 1120 0 ;
|
|
ROW ROW_233 GF018hv5v_mcu_sc7 6720 1834560 FS DO 2560 BY 1 STEP 1120 0 ;
|
|
ROW ROW_234 GF018hv5v_mcu_sc7 6720 1842400 N DO 2560 BY 1 STEP 1120 0 ;
|
|
ROW ROW_235 GF018hv5v_mcu_sc7 6720 1850240 FS DO 2560 BY 1 STEP 1120 0 ;
|
|
ROW ROW_236 GF018hv5v_mcu_sc7 6720 1858080 N DO 2560 BY 1 STEP 1120 0 ;
|
|
ROW ROW_237 GF018hv5v_mcu_sc7 6720 1865920 FS DO 2560 BY 1 STEP 1120 0 ;
|
|
ROW ROW_238 GF018hv5v_mcu_sc7 6720 1873760 N DO 2560 BY 1 STEP 1120 0 ;
|
|
ROW ROW_239 GF018hv5v_mcu_sc7 6720 1881600 FS DO 2560 BY 1 STEP 1120 0 ;
|
|
ROW ROW_240 GF018hv5v_mcu_sc7 6720 1889440 N DO 2560 BY 1 STEP 1120 0 ;
|
|
ROW ROW_241 GF018hv5v_mcu_sc7 6720 1897280 FS DO 2560 BY 1 STEP 1120 0 ;
|
|
ROW ROW_242 GF018hv5v_mcu_sc7 6720 1905120 N DO 2560 BY 1 STEP 1120 0 ;
|
|
ROW ROW_243 GF018hv5v_mcu_sc7 6720 1912960 FS DO 2560 BY 1 STEP 1120 0 ;
|
|
ROW ROW_244 GF018hv5v_mcu_sc7 6720 1920800 N DO 2560 BY 1 STEP 1120 0 ;
|
|
ROW ROW_245 GF018hv5v_mcu_sc7 6720 1928640 FS DO 2560 BY 1 STEP 1120 0 ;
|
|
ROW ROW_246 GF018hv5v_mcu_sc7 6720 1936480 N DO 2560 BY 1 STEP 1120 0 ;
|
|
ROW ROW_247 GF018hv5v_mcu_sc7 6720 1944320 FS DO 2560 BY 1 STEP 1120 0 ;
|
|
ROW ROW_248 GF018hv5v_mcu_sc7 6720 1952160 N DO 2560 BY 1 STEP 1120 0 ;
|
|
ROW ROW_249 GF018hv5v_mcu_sc7 6720 1960000 FS DO 2560 BY 1 STEP 1120 0 ;
|
|
ROW ROW_250 GF018hv5v_mcu_sc7 6720 1967840 N DO 2560 BY 1 STEP 1120 0 ;
|
|
ROW ROW_251 GF018hv5v_mcu_sc7 6720 1975680 FS DO 2560 BY 1 STEP 1120 0 ;
|
|
ROW ROW_252 GF018hv5v_mcu_sc7 6720 1983520 N DO 2560 BY 1 STEP 1120 0 ;
|
|
ROW ROW_253 GF018hv5v_mcu_sc7 6720 1991360 FS DO 2560 BY 1 STEP 1120 0 ;
|
|
ROW ROW_254 GF018hv5v_mcu_sc7 6720 1999200 N DO 2560 BY 1 STEP 1120 0 ;
|
|
ROW ROW_255 GF018hv5v_mcu_sc7 6720 2007040 FS DO 2560 BY 1 STEP 1120 0 ;
|
|
ROW ROW_256 GF018hv5v_mcu_sc7 6720 2014880 N DO 2560 BY 1 STEP 1120 0 ;
|
|
ROW ROW_257 GF018hv5v_mcu_sc7 6720 2022720 FS DO 2560 BY 1 STEP 1120 0 ;
|
|
ROW ROW_258 GF018hv5v_mcu_sc7 6720 2030560 N DO 2560 BY 1 STEP 1120 0 ;
|
|
ROW ROW_259 GF018hv5v_mcu_sc7 6720 2038400 FS DO 2560 BY 1 STEP 1120 0 ;
|
|
ROW ROW_260 GF018hv5v_mcu_sc7 6720 2046240 N DO 2560 BY 1 STEP 1120 0 ;
|
|
ROW ROW_261 GF018hv5v_mcu_sc7 6720 2054080 FS DO 2560 BY 1 STEP 1120 0 ;
|
|
ROW ROW_262 GF018hv5v_mcu_sc7 6720 2061920 N DO 2560 BY 1 STEP 1120 0 ;
|
|
ROW ROW_263 GF018hv5v_mcu_sc7 6720 2069760 FS DO 2560 BY 1 STEP 1120 0 ;
|
|
ROW ROW_264 GF018hv5v_mcu_sc7 6720 2077600 N DO 2560 BY 1 STEP 1120 0 ;
|
|
ROW ROW_265 GF018hv5v_mcu_sc7 6720 2085440 FS DO 2560 BY 1 STEP 1120 0 ;
|
|
ROW ROW_266 GF018hv5v_mcu_sc7 6720 2093280 N DO 2560 BY 1 STEP 1120 0 ;
|
|
ROW ROW_267 GF018hv5v_mcu_sc7 6720 2101120 FS DO 2560 BY 1 STEP 1120 0 ;
|
|
ROW ROW_268 GF018hv5v_mcu_sc7 6720 2108960 N DO 2560 BY 1 STEP 1120 0 ;
|
|
ROW ROW_269 GF018hv5v_mcu_sc7 6720 2116800 FS DO 2560 BY 1 STEP 1120 0 ;
|
|
ROW ROW_270 GF018hv5v_mcu_sc7 6720 2124640 N DO 2560 BY 1 STEP 1120 0 ;
|
|
ROW ROW_271 GF018hv5v_mcu_sc7 6720 2132480 FS DO 2560 BY 1 STEP 1120 0 ;
|
|
ROW ROW_272 GF018hv5v_mcu_sc7 6720 2140320 N DO 2560 BY 1 STEP 1120 0 ;
|
|
ROW ROW_273 GF018hv5v_mcu_sc7 6720 2148160 FS DO 2560 BY 1 STEP 1120 0 ;
|
|
ROW ROW_274 GF018hv5v_mcu_sc7 6720 2156000 N DO 2560 BY 1 STEP 1120 0 ;
|
|
ROW ROW_275 GF018hv5v_mcu_sc7 6720 2163840 FS DO 2560 BY 1 STEP 1120 0 ;
|
|
ROW ROW_276 GF018hv5v_mcu_sc7 6720 2171680 N DO 2560 BY 1 STEP 1120 0 ;
|
|
ROW ROW_277 GF018hv5v_mcu_sc7 6720 2179520 FS DO 2560 BY 1 STEP 1120 0 ;
|
|
ROW ROW_278 GF018hv5v_mcu_sc7 6720 2187360 N DO 2560 BY 1 STEP 1120 0 ;
|
|
ROW ROW_279 GF018hv5v_mcu_sc7 6720 2195200 FS DO 2560 BY 1 STEP 1120 0 ;
|
|
ROW ROW_280 GF018hv5v_mcu_sc7 6720 2203040 N DO 2560 BY 1 STEP 1120 0 ;
|
|
ROW ROW_281 GF018hv5v_mcu_sc7 6720 2210880 FS DO 2560 BY 1 STEP 1120 0 ;
|
|
ROW ROW_282 GF018hv5v_mcu_sc7 6720 2218720 N DO 2560 BY 1 STEP 1120 0 ;
|
|
ROW ROW_283 GF018hv5v_mcu_sc7 6720 2226560 FS DO 2560 BY 1 STEP 1120 0 ;
|
|
ROW ROW_284 GF018hv5v_mcu_sc7 6720 2234400 N DO 2560 BY 1 STEP 1120 0 ;
|
|
ROW ROW_285 GF018hv5v_mcu_sc7 6720 2242240 FS DO 2560 BY 1 STEP 1120 0 ;
|
|
ROW ROW_286 GF018hv5v_mcu_sc7 6720 2250080 N DO 2560 BY 1 STEP 1120 0 ;
|
|
ROW ROW_287 GF018hv5v_mcu_sc7 6720 2257920 FS DO 2560 BY 1 STEP 1120 0 ;
|
|
ROW ROW_288 GF018hv5v_mcu_sc7 6720 2265760 N DO 2560 BY 1 STEP 1120 0 ;
|
|
ROW ROW_289 GF018hv5v_mcu_sc7 6720 2273600 FS DO 2560 BY 1 STEP 1120 0 ;
|
|
ROW ROW_290 GF018hv5v_mcu_sc7 6720 2281440 N DO 2560 BY 1 STEP 1120 0 ;
|
|
ROW ROW_291 GF018hv5v_mcu_sc7 6720 2289280 FS DO 2560 BY 1 STEP 1120 0 ;
|
|
ROW ROW_292 GF018hv5v_mcu_sc7 6720 2297120 N DO 2560 BY 1 STEP 1120 0 ;
|
|
ROW ROW_293 GF018hv5v_mcu_sc7 6720 2304960 FS DO 2560 BY 1 STEP 1120 0 ;
|
|
ROW ROW_294 GF018hv5v_mcu_sc7 6720 2312800 N DO 2560 BY 1 STEP 1120 0 ;
|
|
ROW ROW_295 GF018hv5v_mcu_sc7 6720 2320640 FS DO 2560 BY 1 STEP 1120 0 ;
|
|
ROW ROW_296 GF018hv5v_mcu_sc7 6720 2328480 N DO 2560 BY 1 STEP 1120 0 ;
|
|
ROW ROW_297 GF018hv5v_mcu_sc7 6720 2336320 FS DO 2560 BY 1 STEP 1120 0 ;
|
|
ROW ROW_298 GF018hv5v_mcu_sc7 6720 2344160 N DO 2560 BY 1 STEP 1120 0 ;
|
|
ROW ROW_299 GF018hv5v_mcu_sc7 6720 2352000 FS DO 2560 BY 1 STEP 1120 0 ;
|
|
ROW ROW_300 GF018hv5v_mcu_sc7 6720 2359840 N DO 2560 BY 1 STEP 1120 0 ;
|
|
ROW ROW_301 GF018hv5v_mcu_sc7 6720 2367680 FS DO 2560 BY 1 STEP 1120 0 ;
|
|
ROW ROW_302 GF018hv5v_mcu_sc7 6720 2375520 N DO 2560 BY 1 STEP 1120 0 ;
|
|
ROW ROW_303 GF018hv5v_mcu_sc7 6720 2383360 FS DO 2560 BY 1 STEP 1120 0 ;
|
|
ROW ROW_304 GF018hv5v_mcu_sc7 6720 2391200 N DO 2560 BY 1 STEP 1120 0 ;
|
|
ROW ROW_305 GF018hv5v_mcu_sc7 6720 2399040 FS DO 2560 BY 1 STEP 1120 0 ;
|
|
ROW ROW_306 GF018hv5v_mcu_sc7 6720 2406880 N DO 2560 BY 1 STEP 1120 0 ;
|
|
ROW ROW_307 GF018hv5v_mcu_sc7 6720 2414720 FS DO 2560 BY 1 STEP 1120 0 ;
|
|
ROW ROW_308 GF018hv5v_mcu_sc7 6720 2422560 N DO 2560 BY 1 STEP 1120 0 ;
|
|
ROW ROW_309 GF018hv5v_mcu_sc7 6720 2430400 FS DO 2560 BY 1 STEP 1120 0 ;
|
|
ROW ROW_310 GF018hv5v_mcu_sc7 6720 2438240 N DO 2560 BY 1 STEP 1120 0 ;
|
|
ROW ROW_311 GF018hv5v_mcu_sc7 6720 2446080 FS DO 2560 BY 1 STEP 1120 0 ;
|
|
ROW ROW_312 GF018hv5v_mcu_sc7 6720 2453920 N DO 2560 BY 1 STEP 1120 0 ;
|
|
ROW ROW_313 GF018hv5v_mcu_sc7 6720 2461760 FS DO 2560 BY 1 STEP 1120 0 ;
|
|
ROW ROW_314 GF018hv5v_mcu_sc7 6720 2469600 N DO 2560 BY 1 STEP 1120 0 ;
|
|
ROW ROW_315 GF018hv5v_mcu_sc7 6720 2477440 FS DO 2560 BY 1 STEP 1120 0 ;
|
|
ROW ROW_316 GF018hv5v_mcu_sc7 6720 2485280 N DO 2560 BY 1 STEP 1120 0 ;
|
|
ROW ROW_317 GF018hv5v_mcu_sc7 6720 2493120 FS DO 2560 BY 1 STEP 1120 0 ;
|
|
ROW ROW_318 GF018hv5v_mcu_sc7 6720 2500960 N DO 2560 BY 1 STEP 1120 0 ;
|
|
ROW ROW_319 GF018hv5v_mcu_sc7 6720 2508800 FS DO 2560 BY 1 STEP 1120 0 ;
|
|
ROW ROW_320 GF018hv5v_mcu_sc7 6720 2516640 N DO 2560 BY 1 STEP 1120 0 ;
|
|
ROW ROW_321 GF018hv5v_mcu_sc7 6720 2524480 FS DO 2560 BY 1 STEP 1120 0 ;
|
|
ROW ROW_322 GF018hv5v_mcu_sc7 6720 2532320 N DO 2560 BY 1 STEP 1120 0 ;
|
|
ROW ROW_323 GF018hv5v_mcu_sc7 6720 2540160 FS DO 2560 BY 1 STEP 1120 0 ;
|
|
ROW ROW_324 GF018hv5v_mcu_sc7 6720 2548000 N DO 2560 BY 1 STEP 1120 0 ;
|
|
ROW ROW_325 GF018hv5v_mcu_sc7 6720 2555840 FS DO 2560 BY 1 STEP 1120 0 ;
|
|
ROW ROW_326 GF018hv5v_mcu_sc7 6720 2563680 N DO 2560 BY 1 STEP 1120 0 ;
|
|
ROW ROW_327 GF018hv5v_mcu_sc7 6720 2571520 FS DO 2560 BY 1 STEP 1120 0 ;
|
|
ROW ROW_328 GF018hv5v_mcu_sc7 6720 2579360 N DO 2560 BY 1 STEP 1120 0 ;
|
|
ROW ROW_329 GF018hv5v_mcu_sc7 6720 2587200 FS DO 2560 BY 1 STEP 1120 0 ;
|
|
ROW ROW_330 GF018hv5v_mcu_sc7 6720 2595040 N DO 2560 BY 1 STEP 1120 0 ;
|
|
ROW ROW_331 GF018hv5v_mcu_sc7 6720 2602880 FS DO 2560 BY 1 STEP 1120 0 ;
|
|
ROW ROW_332 GF018hv5v_mcu_sc7 6720 2610720 N DO 2560 BY 1 STEP 1120 0 ;
|
|
ROW ROW_333 GF018hv5v_mcu_sc7 6720 2618560 FS DO 2560 BY 1 STEP 1120 0 ;
|
|
ROW ROW_334 GF018hv5v_mcu_sc7 6720 2626400 N DO 2560 BY 1 STEP 1120 0 ;
|
|
ROW ROW_335 GF018hv5v_mcu_sc7 6720 2634240 FS DO 2560 BY 1 STEP 1120 0 ;
|
|
ROW ROW_336 GF018hv5v_mcu_sc7 6720 2642080 N DO 2560 BY 1 STEP 1120 0 ;
|
|
ROW ROW_337 GF018hv5v_mcu_sc7 6720 2649920 FS DO 2560 BY 1 STEP 1120 0 ;
|
|
ROW ROW_338 GF018hv5v_mcu_sc7 6720 2657760 N DO 2560 BY 1 STEP 1120 0 ;
|
|
ROW ROW_339 GF018hv5v_mcu_sc7 6720 2665600 FS DO 2560 BY 1 STEP 1120 0 ;
|
|
ROW ROW_340 GF018hv5v_mcu_sc7 6720 2673440 N DO 2560 BY 1 STEP 1120 0 ;
|
|
ROW ROW_341 GF018hv5v_mcu_sc7 6720 2681280 FS DO 2560 BY 1 STEP 1120 0 ;
|
|
ROW ROW_342 GF018hv5v_mcu_sc7 6720 2689120 N DO 2560 BY 1 STEP 1120 0 ;
|
|
ROW ROW_343 GF018hv5v_mcu_sc7 6720 2696960 FS DO 2560 BY 1 STEP 1120 0 ;
|
|
ROW ROW_344 GF018hv5v_mcu_sc7 6720 2704800 N DO 2560 BY 1 STEP 1120 0 ;
|
|
ROW ROW_345 GF018hv5v_mcu_sc7 6720 2712640 FS DO 2560 BY 1 STEP 1120 0 ;
|
|
ROW ROW_346 GF018hv5v_mcu_sc7 6720 2720480 N DO 2560 BY 1 STEP 1120 0 ;
|
|
ROW ROW_347 GF018hv5v_mcu_sc7 6720 2728320 FS DO 2560 BY 1 STEP 1120 0 ;
|
|
ROW ROW_348 GF018hv5v_mcu_sc7 6720 2736160 N DO 2560 BY 1 STEP 1120 0 ;
|
|
ROW ROW_349 GF018hv5v_mcu_sc7 6720 2744000 FS DO 2560 BY 1 STEP 1120 0 ;
|
|
ROW ROW_350 GF018hv5v_mcu_sc7 6720 2751840 N DO 2560 BY 1 STEP 1120 0 ;
|
|
ROW ROW_351 GF018hv5v_mcu_sc7 6720 2759680 FS DO 2560 BY 1 STEP 1120 0 ;
|
|
ROW ROW_352 GF018hv5v_mcu_sc7 6720 2767520 N DO 2560 BY 1 STEP 1120 0 ;
|
|
ROW ROW_353 GF018hv5v_mcu_sc7 6720 2775360 FS DO 2560 BY 1 STEP 1120 0 ;
|
|
ROW ROW_354 GF018hv5v_mcu_sc7 6720 2783200 N DO 2560 BY 1 STEP 1120 0 ;
|
|
ROW ROW_355 GF018hv5v_mcu_sc7 6720 2791040 FS DO 2560 BY 1 STEP 1120 0 ;
|
|
ROW ROW_356 GF018hv5v_mcu_sc7 6720 2798880 N DO 2560 BY 1 STEP 1120 0 ;
|
|
ROW ROW_357 GF018hv5v_mcu_sc7 6720 2806720 FS DO 2560 BY 1 STEP 1120 0 ;
|
|
ROW ROW_358 GF018hv5v_mcu_sc7 6720 2814560 N DO 2560 BY 1 STEP 1120 0 ;
|
|
ROW ROW_359 GF018hv5v_mcu_sc7 6720 2822400 FS DO 2560 BY 1 STEP 1120 0 ;
|
|
ROW ROW_360 GF018hv5v_mcu_sc7 6720 2830240 N DO 2560 BY 1 STEP 1120 0 ;
|
|
ROW ROW_361 GF018hv5v_mcu_sc7 6720 2838080 FS DO 2560 BY 1 STEP 1120 0 ;
|
|
ROW ROW_362 GF018hv5v_mcu_sc7 6720 2845920 N DO 2560 BY 1 STEP 1120 0 ;
|
|
ROW ROW_363 GF018hv5v_mcu_sc7 6720 2853760 FS DO 2560 BY 1 STEP 1120 0 ;
|
|
ROW ROW_364 GF018hv5v_mcu_sc7 6720 2861600 N DO 2560 BY 1 STEP 1120 0 ;
|
|
ROW ROW_365 GF018hv5v_mcu_sc7 6720 2869440 FS DO 2560 BY 1 STEP 1120 0 ;
|
|
ROW ROW_366 GF018hv5v_mcu_sc7 6720 2877280 N DO 2560 BY 1 STEP 1120 0 ;
|
|
ROW ROW_367 GF018hv5v_mcu_sc7 6720 2885120 FS DO 2560 BY 1 STEP 1120 0 ;
|
|
ROW ROW_368 GF018hv5v_mcu_sc7 6720 2892960 N DO 2560 BY 1 STEP 1120 0 ;
|
|
ROW ROW_369 GF018hv5v_mcu_sc7 6720 2900800 FS DO 2560 BY 1 STEP 1120 0 ;
|
|
ROW ROW_370 GF018hv5v_mcu_sc7 6720 2908640 N DO 2560 BY 1 STEP 1120 0 ;
|
|
ROW ROW_371 GF018hv5v_mcu_sc7 6720 2916480 FS DO 2560 BY 1 STEP 1120 0 ;
|
|
ROW ROW_372 GF018hv5v_mcu_sc7 6720 2924320 N DO 2560 BY 1 STEP 1120 0 ;
|
|
ROW ROW_373 GF018hv5v_mcu_sc7 6720 2932160 FS DO 2560 BY 1 STEP 1120 0 ;
|
|
ROW ROW_374 GF018hv5v_mcu_sc7 6720 2940000 N DO 2560 BY 1 STEP 1120 0 ;
|
|
ROW ROW_375 GF018hv5v_mcu_sc7 6720 2947840 FS DO 2560 BY 1 STEP 1120 0 ;
|
|
ROW ROW_376 GF018hv5v_mcu_sc7 6720 2955680 N DO 2560 BY 1 STEP 1120 0 ;
|
|
ROW ROW_377 GF018hv5v_mcu_sc7 6720 2963520 FS DO 2560 BY 1 STEP 1120 0 ;
|
|
ROW ROW_378 GF018hv5v_mcu_sc7 6720 2971360 N DO 2560 BY 1 STEP 1120 0 ;
|
|
ROW ROW_379 GF018hv5v_mcu_sc7 6720 2979200 FS DO 2560 BY 1 STEP 1120 0 ;
|
|
ROW ROW_380 GF018hv5v_mcu_sc7 6720 2987040 N DO 2560 BY 1 STEP 1120 0 ;
|
|
ROW ROW_381 GF018hv5v_mcu_sc7 6720 2994880 FS DO 2560 BY 1 STEP 1120 0 ;
|
|
ROW ROW_382 GF018hv5v_mcu_sc7 6720 3002720 N DO 2560 BY 1 STEP 1120 0 ;
|
|
ROW ROW_383 GF018hv5v_mcu_sc7 6720 3010560 FS DO 2560 BY 1 STEP 1120 0 ;
|
|
ROW ROW_384 GF018hv5v_mcu_sc7 6720 3018400 N DO 2560 BY 1 STEP 1120 0 ;
|
|
ROW ROW_385 GF018hv5v_mcu_sc7 6720 3026240 FS DO 2560 BY 1 STEP 1120 0 ;
|
|
ROW ROW_386 GF018hv5v_mcu_sc7 6720 3034080 N DO 2560 BY 1 STEP 1120 0 ;
|
|
ROW ROW_387 GF018hv5v_mcu_sc7 6720 3041920 FS DO 2560 BY 1 STEP 1120 0 ;
|
|
ROW ROW_388 GF018hv5v_mcu_sc7 6720 3049760 N DO 2560 BY 1 STEP 1120 0 ;
|
|
ROW ROW_389 GF018hv5v_mcu_sc7 6720 3057600 FS DO 2560 BY 1 STEP 1120 0 ;
|
|
ROW ROW_390 GF018hv5v_mcu_sc7 6720 3065440 N DO 2560 BY 1 STEP 1120 0 ;
|
|
ROW ROW_391 GF018hv5v_mcu_sc7 6720 3073280 FS DO 2560 BY 1 STEP 1120 0 ;
|
|
ROW ROW_392 GF018hv5v_mcu_sc7 6720 3081120 N DO 2560 BY 1 STEP 1120 0 ;
|
|
ROW ROW_393 GF018hv5v_mcu_sc7 6720 3088960 FS DO 2560 BY 1 STEP 1120 0 ;
|
|
ROW ROW_394 GF018hv5v_mcu_sc7 6720 3096800 N DO 2560 BY 1 STEP 1120 0 ;
|
|
ROW ROW_395 GF018hv5v_mcu_sc7 6720 3104640 FS DO 2560 BY 1 STEP 1120 0 ;
|
|
TRACKS X 560 DO 2572 STEP 1120 LAYER Metal1 ;
|
|
TRACKS Y 560 DO 2786 STEP 1120 LAYER Metal1 ;
|
|
TRACKS X 560 DO 2572 STEP 1120 LAYER Metal2 ;
|
|
TRACKS Y 560 DO 2786 STEP 1120 LAYER Metal2 ;
|
|
TRACKS X 560 DO 2572 STEP 1120 LAYER Metal3 ;
|
|
TRACKS Y 560 DO 2786 STEP 1120 LAYER Metal3 ;
|
|
TRACKS X 560 DO 2572 STEP 1120 LAYER Metal4 ;
|
|
TRACKS Y 560 DO 2786 STEP 1120 LAYER Metal4 ;
|
|
TRACKS X 900 DO 1600 STEP 1800 LAYER Metal5 ;
|
|
TRACKS Y 900 DO 1733 STEP 1800 LAYER Metal5 ;
|
|
COMPONENTS 0 ;
|
|
END COMPONENTS
|
|
PINS 43 ;
|
|
- clk + NET clk + DIRECTION INPUT + USE SIGNAL
|
|
+ PORT
|
|
+ LAYER Metal4 ( -300 -1000 ) ( 300 1000 )
|
|
+ PLACED ( 662480 3119320 ) N ;
|
|
- ena + NET ena + DIRECTION INPUT + USE SIGNAL
|
|
+ PORT
|
|
+ LAYER Metal4 ( -300 -1000 ) ( 300 1000 )
|
|
+ PLACED ( 677040 3119320 ) N ;
|
|
- rst_n + NET rst_n + DIRECTION INPUT + USE SIGNAL
|
|
+ PORT
|
|
+ LAYER Metal4 ( -300 -1000 ) ( 300 1000 )
|
|
+ PLACED ( 647920 3119320 ) N ;
|
|
- ui_in[0] + NET ui_in[0] + DIRECTION INPUT + USE SIGNAL
|
|
+ PORT
|
|
+ LAYER Metal4 ( -300 -1000 ) ( 300 1000 )
|
|
+ PLACED ( 633360 3119320 ) N ;
|
|
- ui_in[1] + NET ui_in[1] + DIRECTION INPUT + USE SIGNAL
|
|
+ PORT
|
|
+ LAYER Metal4 ( -300 -1000 ) ( 300 1000 )
|
|
+ PLACED ( 618800 3119320 ) N ;
|
|
- ui_in[2] + NET ui_in[2] + DIRECTION INPUT + USE SIGNAL
|
|
+ PORT
|
|
+ LAYER Metal4 ( -300 -1000 ) ( 300 1000 )
|
|
+ PLACED ( 604240 3119320 ) N ;
|
|
- ui_in[3] + NET ui_in[3] + DIRECTION INPUT + USE SIGNAL
|
|
+ PORT
|
|
+ LAYER Metal4 ( -300 -1000 ) ( 300 1000 )
|
|
+ PLACED ( 589680 3119320 ) N ;
|
|
- ui_in[4] + NET ui_in[4] + DIRECTION INPUT + USE SIGNAL
|
|
+ PORT
|
|
+ LAYER Metal4 ( -300 -1000 ) ( 300 1000 )
|
|
+ PLACED ( 575120 3119320 ) N ;
|
|
- ui_in[5] + NET ui_in[5] + DIRECTION INPUT + USE SIGNAL
|
|
+ PORT
|
|
+ LAYER Metal4 ( -300 -1000 ) ( 300 1000 )
|
|
+ PLACED ( 560560 3119320 ) N ;
|
|
- ui_in[6] + NET ui_in[6] + DIRECTION INPUT + USE SIGNAL
|
|
+ PORT
|
|
+ LAYER Metal4 ( -300 -1000 ) ( 300 1000 )
|
|
+ PLACED ( 546000 3119320 ) N ;
|
|
- ui_in[7] + NET ui_in[7] + DIRECTION INPUT + USE SIGNAL
|
|
+ PORT
|
|
+ LAYER Metal4 ( -300 -1000 ) ( 300 1000 )
|
|
+ PLACED ( 531440 3119320 ) N ;
|
|
- uio_in[0] + NET uio_in[0] + DIRECTION INPUT + USE SIGNAL
|
|
+ PORT
|
|
+ LAYER Metal4 ( -300 -1000 ) ( 300 1000 )
|
|
+ PLACED ( 516880 3119320 ) N ;
|
|
- uio_in[1] + NET uio_in[1] + DIRECTION INPUT + USE SIGNAL
|
|
+ PORT
|
|
+ LAYER Metal4 ( -300 -1000 ) ( 300 1000 )
|
|
+ PLACED ( 502320 3119320 ) N ;
|
|
- uio_in[2] + NET uio_in[2] + DIRECTION INPUT + USE SIGNAL
|
|
+ PORT
|
|
+ LAYER Metal4 ( -300 -1000 ) ( 300 1000 )
|
|
+ PLACED ( 487760 3119320 ) N ;
|
|
- uio_in[3] + NET uio_in[3] + DIRECTION INPUT + USE SIGNAL
|
|
+ PORT
|
|
+ LAYER Metal4 ( -300 -1000 ) ( 300 1000 )
|
|
+ PLACED ( 473200 3119320 ) N ;
|
|
- uio_in[4] + NET uio_in[4] + DIRECTION INPUT + USE SIGNAL
|
|
+ PORT
|
|
+ LAYER Metal4 ( -300 -1000 ) ( 300 1000 )
|
|
+ PLACED ( 458640 3119320 ) N ;
|
|
- uio_in[5] + NET uio_in[5] + DIRECTION INPUT + USE SIGNAL
|
|
+ PORT
|
|
+ LAYER Metal4 ( -300 -1000 ) ( 300 1000 )
|
|
+ PLACED ( 444080 3119320 ) N ;
|
|
- uio_in[6] + NET uio_in[6] + DIRECTION INPUT + USE SIGNAL
|
|
+ PORT
|
|
+ LAYER Metal4 ( -300 -1000 ) ( 300 1000 )
|
|
+ PLACED ( 429520 3119320 ) N ;
|
|
- uio_in[7] + NET uio_in[7] + DIRECTION INPUT + USE SIGNAL
|
|
+ PORT
|
|
+ LAYER Metal4 ( -300 -1000 ) ( 300 1000 )
|
|
+ PLACED ( 414960 3119320 ) N ;
|
|
- uio_oe[0] + NET uio_oe[0] + DIRECTION OUTPUT + USE SIGNAL
|
|
+ PORT
|
|
+ LAYER Metal4 ( -300 -1000 ) ( 300 1000 )
|
|
+ PLACED ( 167440 3119320 ) N ;
|
|
- uio_oe[1] + NET uio_oe[1] + DIRECTION OUTPUT + USE SIGNAL
|
|
+ PORT
|
|
+ LAYER Metal4 ( -300 -1000 ) ( 300 1000 )
|
|
+ PLACED ( 152880 3119320 ) N ;
|
|
- uio_oe[2] + NET uio_oe[2] + DIRECTION OUTPUT + USE SIGNAL
|
|
+ PORT
|
|
+ LAYER Metal4 ( -300 -1000 ) ( 300 1000 )
|
|
+ PLACED ( 138320 3119320 ) N ;
|
|
- uio_oe[3] + NET uio_oe[3] + DIRECTION OUTPUT + USE SIGNAL
|
|
+ PORT
|
|
+ LAYER Metal4 ( -300 -1000 ) ( 300 1000 )
|
|
+ PLACED ( 123760 3119320 ) N ;
|
|
- uio_oe[4] + NET uio_oe[4] + DIRECTION OUTPUT + USE SIGNAL
|
|
+ PORT
|
|
+ LAYER Metal4 ( -300 -1000 ) ( 300 1000 )
|
|
+ PLACED ( 109200 3119320 ) N ;
|
|
- uio_oe[5] + NET uio_oe[5] + DIRECTION OUTPUT + USE SIGNAL
|
|
+ PORT
|
|
+ LAYER Metal4 ( -300 -1000 ) ( 300 1000 )
|
|
+ PLACED ( 94640 3119320 ) N ;
|
|
- uio_oe[6] + NET uio_oe[6] + DIRECTION OUTPUT + USE SIGNAL
|
|
+ PORT
|
|
+ LAYER Metal4 ( -300 -1000 ) ( 300 1000 )
|
|
+ PLACED ( 80080 3119320 ) N ;
|
|
- uio_oe[7] + NET uio_oe[7] + DIRECTION OUTPUT + USE SIGNAL
|
|
+ PORT
|
|
+ LAYER Metal4 ( -300 -1000 ) ( 300 1000 )
|
|
+ PLACED ( 65520 3119320 ) N ;
|
|
- uio_out[0] + NET uio_out[0] + DIRECTION OUTPUT + USE SIGNAL
|
|
+ PORT
|
|
+ LAYER Metal4 ( -300 -1000 ) ( 300 1000 )
|
|
+ PLACED ( 283920 3119320 ) N ;
|
|
- uio_out[1] + NET uio_out[1] + DIRECTION OUTPUT + USE SIGNAL
|
|
+ PORT
|
|
+ LAYER Metal4 ( -300 -1000 ) ( 300 1000 )
|
|
+ PLACED ( 269360 3119320 ) N ;
|
|
- uio_out[2] + NET uio_out[2] + DIRECTION OUTPUT + USE SIGNAL
|
|
+ PORT
|
|
+ LAYER Metal4 ( -300 -1000 ) ( 300 1000 )
|
|
+ PLACED ( 254800 3119320 ) N ;
|
|
- uio_out[3] + NET uio_out[3] + DIRECTION OUTPUT + USE SIGNAL
|
|
+ PORT
|
|
+ LAYER Metal4 ( -300 -1000 ) ( 300 1000 )
|
|
+ PLACED ( 240240 3119320 ) N ;
|
|
- uio_out[4] + NET uio_out[4] + DIRECTION OUTPUT + USE SIGNAL
|
|
+ PORT
|
|
+ LAYER Metal4 ( -300 -1000 ) ( 300 1000 )
|
|
+ PLACED ( 225680 3119320 ) N ;
|
|
- uio_out[5] + NET uio_out[5] + DIRECTION OUTPUT + USE SIGNAL
|
|
+ PORT
|
|
+ LAYER Metal4 ( -300 -1000 ) ( 300 1000 )
|
|
+ PLACED ( 211120 3119320 ) N ;
|
|
- uio_out[6] + NET uio_out[6] + DIRECTION OUTPUT + USE SIGNAL
|
|
+ PORT
|
|
+ LAYER Metal4 ( -300 -1000 ) ( 300 1000 )
|
|
+ PLACED ( 196560 3119320 ) N ;
|
|
- uio_out[7] + NET uio_out[7] + DIRECTION OUTPUT + USE SIGNAL
|
|
+ PORT
|
|
+ LAYER Metal4 ( -300 -1000 ) ( 300 1000 )
|
|
+ PLACED ( 182000 3119320 ) N ;
|
|
- uo_out[0] + NET uo_out[0] + DIRECTION OUTPUT + USE SIGNAL
|
|
+ PORT
|
|
+ LAYER Metal4 ( -300 -1000 ) ( 300 1000 )
|
|
+ PLACED ( 400400 3119320 ) N ;
|
|
- uo_out[1] + NET uo_out[1] + DIRECTION OUTPUT + USE SIGNAL
|
|
+ PORT
|
|
+ LAYER Metal4 ( -300 -1000 ) ( 300 1000 )
|
|
+ PLACED ( 385840 3119320 ) N ;
|
|
- uo_out[2] + NET uo_out[2] + DIRECTION OUTPUT + USE SIGNAL
|
|
+ PORT
|
|
+ LAYER Metal4 ( -300 -1000 ) ( 300 1000 )
|
|
+ PLACED ( 371280 3119320 ) N ;
|
|
- uo_out[3] + NET uo_out[3] + DIRECTION OUTPUT + USE SIGNAL
|
|
+ PORT
|
|
+ LAYER Metal4 ( -300 -1000 ) ( 300 1000 )
|
|
+ PLACED ( 356720 3119320 ) N ;
|
|
- uo_out[4] + NET uo_out[4] + DIRECTION OUTPUT + USE SIGNAL
|
|
+ PORT
|
|
+ LAYER Metal4 ( -300 -1000 ) ( 300 1000 )
|
|
+ PLACED ( 342160 3119320 ) N ;
|
|
- uo_out[5] + NET uo_out[5] + DIRECTION OUTPUT + USE SIGNAL
|
|
+ PORT
|
|
+ LAYER Metal4 ( -300 -1000 ) ( 300 1000 )
|
|
+ PLACED ( 327600 3119320 ) N ;
|
|
- uo_out[6] + NET uo_out[6] + DIRECTION OUTPUT + USE SIGNAL
|
|
+ PORT
|
|
+ LAYER Metal4 ( -300 -1000 ) ( 300 1000 )
|
|
+ PLACED ( 313040 3119320 ) N ;
|
|
- uo_out[7] + NET uo_out[7] + DIRECTION OUTPUT + USE SIGNAL
|
|
+ PORT
|
|
+ LAYER Metal4 ( -300 -1000 ) ( 300 1000 )
|
|
+ PLACED ( 298480 3119320 ) N ;
|
|
END PINS
|
|
SPECIALNETS 2 ;
|
|
- VDD + USE POWER ;
|
|
- VSS + USE GROUND ;
|
|
END SPECIALNETS
|
|
NETS 43 ;
|
|
- clk ( PIN clk ) + USE SIGNAL ;
|
|
- ena ( PIN ena ) + USE SIGNAL ;
|
|
- rst_n ( PIN rst_n ) + USE SIGNAL ;
|
|
- ui_in[0] ( PIN ui_in[0] ) + USE SIGNAL ;
|
|
- ui_in[1] ( PIN ui_in[1] ) + USE SIGNAL ;
|
|
- ui_in[2] ( PIN ui_in[2] ) + USE SIGNAL ;
|
|
- ui_in[3] ( PIN ui_in[3] ) + USE SIGNAL ;
|
|
- ui_in[4] ( PIN ui_in[4] ) + USE SIGNAL ;
|
|
- ui_in[5] ( PIN ui_in[5] ) + USE SIGNAL ;
|
|
- ui_in[6] ( PIN ui_in[6] ) + USE SIGNAL ;
|
|
- ui_in[7] ( PIN ui_in[7] ) + USE SIGNAL ;
|
|
- uio_in[0] ( PIN uio_in[0] ) + USE SIGNAL ;
|
|
- uio_in[1] ( PIN uio_in[1] ) + USE SIGNAL ;
|
|
- uio_in[2] ( PIN uio_in[2] ) + USE SIGNAL ;
|
|
- uio_in[3] ( PIN uio_in[3] ) + USE SIGNAL ;
|
|
- uio_in[4] ( PIN uio_in[4] ) + USE SIGNAL ;
|
|
- uio_in[5] ( PIN uio_in[5] ) + USE SIGNAL ;
|
|
- uio_in[6] ( PIN uio_in[6] ) + USE SIGNAL ;
|
|
- uio_in[7] ( PIN uio_in[7] ) + USE SIGNAL ;
|
|
- uio_oe[0] ( PIN uio_oe[0] ) + USE SIGNAL ;
|
|
- uio_oe[1] ( PIN uio_oe[1] ) + USE SIGNAL ;
|
|
- uio_oe[2] ( PIN uio_oe[2] ) + USE SIGNAL ;
|
|
- uio_oe[3] ( PIN uio_oe[3] ) + USE SIGNAL ;
|
|
- uio_oe[4] ( PIN uio_oe[4] ) + USE SIGNAL ;
|
|
- uio_oe[5] ( PIN uio_oe[5] ) + USE SIGNAL ;
|
|
- uio_oe[6] ( PIN uio_oe[6] ) + USE SIGNAL ;
|
|
- uio_oe[7] ( PIN uio_oe[7] ) + USE SIGNAL ;
|
|
- uio_out[0] ( PIN uio_out[0] ) + USE SIGNAL ;
|
|
- uio_out[1] ( PIN uio_out[1] ) + USE SIGNAL ;
|
|
- uio_out[2] ( PIN uio_out[2] ) + USE SIGNAL ;
|
|
- uio_out[3] ( PIN uio_out[3] ) + USE SIGNAL ;
|
|
- uio_out[4] ( PIN uio_out[4] ) + USE SIGNAL ;
|
|
- uio_out[5] ( PIN uio_out[5] ) + USE SIGNAL ;
|
|
- uio_out[6] ( PIN uio_out[6] ) + USE SIGNAL ;
|
|
- uio_out[7] ( PIN uio_out[7] ) + USE SIGNAL ;
|
|
- uo_out[0] ( PIN uo_out[0] ) + USE SIGNAL ;
|
|
- uo_out[1] ( PIN uo_out[1] ) + USE SIGNAL ;
|
|
- uo_out[2] ( PIN uo_out[2] ) + USE SIGNAL ;
|
|
- uo_out[3] ( PIN uo_out[3] ) + USE SIGNAL ;
|
|
- uo_out[4] ( PIN uo_out[4] ) + USE SIGNAL ;
|
|
- uo_out[5] ( PIN uo_out[5] ) + USE SIGNAL ;
|
|
- uo_out[6] ( PIN uo_out[6] ) + USE SIGNAL ;
|
|
- uo_out[7] ( PIN uo_out[7] ) + USE SIGNAL ;
|
|
END NETS
|
|
END DESIGN
|