mirror of
https://github.com/TinyTapeout/tt-support-tools.git
synced 2026-11-03 04:36:09 +01:00
5 lines
92 B
Verilog
5 lines
92 B
Verilog
// end of module instantiation
|
|
|
|
endmodule // user_project_wrapper
|
|
`default_nettype wire
|