TinyTapeout/tt-support-tools
1
0
Fork 0
mirror of https://github.com/TinyTapeout/tt-support-tools.git synced 2026-11-03 04:36:09 +01:00
Code Issues Packages Projects Releases Wiki Activity

move pics to ./pics

Browse Source
This commit is contained in:
Matt Venn
2023-03-17 16:36:57 +01:00
parent 686b76bf2b
commit aea70c98dc
5 changed files with 9 additions and 6 deletions
Download Patch File Download Diff File Expand all files Collapse all files
caravel_template/dump_pic.rb
+1 -1
View File
@@ -1 +1 @@
RBA::Application.instance.main_window.current_view.save_image("./tinytapeout.png",2000,2000) RBA::Application.instance.main_window.current_view.save_image("./pics/tinytapeout.png",2000,2000)
caravel_template/klayoutrc
+1 -1
View File
@@ -152,7 +152,7 @@
<menu-items-hidden/> <menu-items-hidden/>
<min-inst-label-size>16</min-inst-label-size> <min-inst-label-size>16</min-inst-label-size>
<mouse-wheel-mode>0</mouse-wheel-mode> <mouse-wheel-mode>0</mouse-wheel-mode>
<mru>'/home/matt/work/asic-workshop/shuttle6/zero_to_asic_mpw6/gds/user_project_wrapper.gds.gz' '/home/matt/work/asic-workshop/shuttle7/zero_to_asic_mpw7/gds/user_project_wrapper.gds.gz' '/home/matt/work/asic-workshop/shuttle7/tinytapeout-02/gds/user_project_wrapper.gds' '/home/matt/work/asic-workshop/shuttle8/tinytapeout-02/gds/user_project_wrapper.gds' '/home/matt/work/asic-workshop/shuttle9/caravel_user_project/gds/user_project_wrapper.gds'</mru> <mru>'/home/matt/work/asic-workshop/shuttle6/zero_to_asic_mpw6/gds/user_project_wrapper.gds.gz' '/home/matt/work/asic-workshop/shuttle7/zero_to_asic_mpw7/gds/user_project_wrapper.gds.gz' '/home/matt/work/asic-workshop/shuttle7/tinytapeout-02/gds/user_project_wrapper.gds' '/home/matt/work/asic-workshop/shuttle8/tinytapeout-02/gds/user_project_wrapper.gds' '/home/matt/work/asic-workshop/shuttle9/caravel_user_project/gds/user_project_wrapper.gds' '/home/matt/work/asic-workshop/shuttle9/tinytapeout-03/gds/user_project_wrapper.gds'</mru>
<navigator-show-all-hier-levels>false</navigator-show-all-hier-levels> <navigator-show-all-hier-levels>false</navigator-show-all-hier-levels>
<navigator-show-images>true</navigator-show-images> <navigator-show-images>true</navigator-show-images>
<no-stipple>false</no-stipple> <no-stipple>false</no-stipple>
docs/CREDITS.md
+1 -1
View File
@@ -1,6 +1,6 @@
# Sponsored by # Sponsored by
[![efabless](efabless.png)](https://efabless.com/) [![efabless](pics/efabless.png)](https://efabless.com/)
# Team # Team
docs/doc_header.md
+2 -2
View File
@@ -1,6 +1,6 @@
--- ---
title: | title: |
![](ttlogo.png){width=15cm} ![](pics/ttlogo.png){width=15cm}
Tiny Tapeout 03 Datasheet Tiny Tapeout 03 Datasheet
subtitle: Project Repository [https://github.com/TinyTapeout/tinytapeout-03](https://github.com/TinyTapeout/tinytapeout-03) subtitle: Project Repository [https://github.com/TinyTapeout/tinytapeout-03](https://github.com/TinyTapeout/tinytapeout-03)
documentclass: scrartcl documentclass: scrartcl
@@ -18,7 +18,7 @@ header-includes:
# Render of whole chip # Render of whole chip
![Full GDS](tinytapeout.png) ![Full GDS](pics/tinytapeout.png)
\pagebreak \pagebreak
project.py
+4 -1
View File
@@ -248,6 +248,9 @@ class Project():
def get_macro_lef_filename(self): def get_macro_lef_filename(self):
return f"{self.top_module}.lef" return f"{self.top_module}.lef"
def get_macro_spef_filename(self):
return f"{self.top_module}.spef"
# for GL sims & blackboxing # for GL sims & blackboxing
def get_gl_verilog_filename(self): def get_gl_verilog_filename(self):
return f"{self.top_module}.v" return f"{self.top_module}.v"
@@ -266,10 +269,10 @@ class Project():
def get_git_url(self): def get_git_url(self):
return self.git_url return self.git_url
# todo add spef
def copy_files_to_caravel(self): def copy_files_to_caravel(self):
files = [ files = [
(f"runs/wokwi/results/final/gds/{self.get_macro_gds_filename()}", f"gds/{self.get_macro_gds_filename()}"), (f"runs/wokwi/results/final/gds/{self.get_macro_gds_filename()}", f"gds/{self.get_macro_gds_filename()}"),
(f"runs/wokwi/results/final/spef/{self.get_macro_spef_filename()}", f"spef/{self.get_macro_spef_filename()}"),
(f"runs/wokwi/results/final/lef/{self.get_macro_lef_filename()}", f"lef/{self.get_macro_lef_filename()}"), (f"runs/wokwi/results/final/lef/{self.get_macro_lef_filename()}", f"lef/{self.get_macro_lef_filename()}"),
(f"runs/wokwi/results/final/verilog/gl/{self.get_gl_verilog_filename()}", f"verilog/gl/{self.get_gl_verilog_filename()}"), (f"runs/wokwi/results/final/verilog/gl/{self.get_gl_verilog_filename()}", f"verilog/gl/{self.get_gl_verilog_filename()}"),
(f"src/{self.top_verilog_filename}", f"verilog/rtl/{self.get_top_verilog_filename()}"), (f"src/{self.top_verilog_filename}", f"verilog/rtl/{self.get_top_verilog_filename()}"),