 Uri Shaked
|
9788d3d545
|
fix(rom): use DECAP_CELL settings from PDK
|
2025-09-08 15:44:32 +03:00 |
|
|
Uri Shaked
|
6bb8082f65
|
cleanup(rom): remove old build script
|
2025-03-30 12:56:39 +03:00 |
|
|
htfab
|
baf7eca21e
|
feat: add support for hardening the chip rom on ihp/ol2
|
2025-03-12 13:36:25 +02:00 |
|
|
Uri Shaked
|
0985eb1d46
|
feat(rom): support for reading sequentially
This helps in case where some of the `ui_in` pins can't be set due to a plugged-in Pmod or other conflicting driver.
|
2025-02-02 11:13:48 +02:00 |
|
|
Uri Shaked
|
8f2ff888d6
|
style(rom): format verilog code with verible
|
2025-02-02 10:48:37 +02:00 |
|
|
Uri Shaked
|
cbbf76df98
|
feat(rom): ihp hardening support
|
2024-10-21 10:09:05 +03:00 |
|
|
Uri Shaked
|
17e08942b2
|
feat(rom): add Magic and CRC32 fields
|
2024-05-29 16:18:08 +03:00 |
|
|
Uri Shaked
|
66e1fc3ff0
|
feat: update tt_block def files for tt06
The tile sizes have slightly changed as we plan using the openframe caravel variant, as well as power gating all the projects on the shuttle.
|
2023-12-31 23:58:59 +02:00 |
|
|
Uri Shaked
|
6702774d07
|
feat(rom): update config for latest OpenLane 2
DIE_AREA should be a list of numbers and not a string
|
2023-11-20 14:57:41 +02:00 |
|
|
Uri Shaked
|
23da39ba14
|
feat: include chip ROM when running in verification mode (--test)
|
2023-09-11 15:35:24 +03:00 |
|
|
Uri Shaked
|
cadbfbcd25
|
feat: Chip ROM auto generation with OpenLane 2
So we can generate the ROM while building the shuttle's GDS
|
2023-09-10 20:17:58 +03:00 |
|