Files

5 lines
56 B
Verilog

`default_nettype none
module tt_logo_top ();
endmodule