mirror of
https://github.com/TinyTapeout/tt-support-tools.git
synced 2026-11-03 04:36:09 +01:00
5b157166665b253733862e5d653ef06f11828c02
This should make the project easier to setup and use and less likely to break
(through expired user tokens).
After this commit:
* Pickup implicit GHA os.environ $GITHUB_ACTOR and $GITHUB_TOKEN by default.
This will provide a good enough token for read-only access to public
repositories.
* Allow override with custom secret GH_USERNAME and/or GH_TOKEN just as
before in those use cases where a token with additional scopes maybe needed
to perform administrative actions.
The values must be defined and non-blank to be considered.
A non-blank expires token will cause failure (as before).
* Continue on a best-effort basis (of not using any token to access public
repositories) instead of failing the workflow immediately.
* Emit a warning to stderr for diagnostic purpose from GHA and local shell
in scenarios where no token is setup.
This means it is still correct to keep the *.yaml config as-is:
env:
GITHUB_TOKEN: ${{ secrets.GITHUB_TOKEN }}
GH_USERNAME: ${{ secrets.GH_USERNAME }}
GH_TOKEN: ${{ secrets.GH_TOKEN }}
Because a normal consumer of this project inside a GHA will utilise their
$GITHUB_ACTOR and $GITHUB_TOKEN values instead of acting upon blank values
for $GH_USERNAME and $GH_TOKEN.
Tiny Tapeout tools
Tools used mostly by the Tiny Tapeout github actions
Documentation
- checks that basic fields are present in the info.yaml
- create a PDF data sheet for this one design
- create SVG and PNG renders of the project's GDS
Reports
- routing & utilisation
- yosys warnings
- standard cell usage and summary
Configuration
- creates a little TCL shim that tells OpenLane where the source is and the name of the top module
- makes sure the top module is not called 'top'
- if you have OpenLane installed locally, then you can harden the design with --harden
Description
Miroir GitHub, requis par le checkout interne de TinyTapeout/tt-gds-action sur Gitea Actions
9 MiB
Languages
Python
95.6%
Tcl
2.9%
Verilog
0.8%
Makefile
0.4%
Nix
0.2%
Other
0.1%